参数资料
型号: AD7266BCPZ-REEL7
厂商: Analog Devices Inc
文件页数: 6/29页
文件大小: 0K
描述: IC ADC 12BIT 2MSPS 3CH 32LFCSP
设计资源: AD7266 SAR ADC in DC-Coupled Differential and Single-Ended Appls (CN0039)
标准包装: 1
位数: 12
采样率(每秒): 2M
数据接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
转换器数目: 2
功率耗散(最大): 33.6mW
电压电源: 模拟和数字
工作温度: -40°C ~ 125°C
安装类型: 表面贴装
封装/外壳: 32-VFQFN 裸露焊盘,CSP
供应商设备封装: 32-LFCSP-VQ(5x5)
包装: 标准包装
输入数目和类型: 12 个单端,单极;6 个差分,单极;6 个伪差分,单极
其它名称: AD7266BCPZ-REEL7DKR
AD7266
Rev. B | Page 13 of 28
THEORY OF OPERATION
CIRCUIT INFORMATION
The AD7266 is a fast, micropower, dual, 12-bit, single-supply,
ADC that operates from a 2.7 V to a 5.25 V supply. When
operated from a 5 V supply, the AD7266 is capable of
throughput rates of 2 MSPS when provided with a 32 MHz
clock, and a throughput rate of 1.5 MSPS at 3 V.
The AD7266 contains two on-chip, differential track-and-hold
amplifiers, two successive approximation ADCs, and a serial
interface with two separate data output pins. It is housed in a
32-lead LFCSP or a 32-lead TQFP, offering the user considerable
space-saving advantages over alternative solutions. The serial
clock input accesses data from the part but also provides the
clock source for each successive approximation ADC. The
analog input range for the part can be selected to be a 0 V to
VREF input or a 2 × VREF input, configured with either single-
ended or differential analog inputs. The AD7266 has an on-chip
2.5 V reference that can be overdriven when an external reference
is preferred. If the internal reference is to be used elsewhere in a
system, then the output needs to buffered first.
The AD7266 also features power-down options to allow power
saving between conversions. The power-down feature is
implemented via the standard serial interface, as described in
CONVERTER OPERATION
The AD7266 has two successive approximation ADCs, each
based around two capacitive DACs. Figure 16 and Figure 17
show simplified schematics of one of these ADCs in acquisition
and conversion phase, respectively. The ADC is comprised of
control logic, a SAR, and two capacitive DACs. In Figure 16 (the
acquisition phase), SW3 is closed, SW1 and SW2 are in Position A,
the comparator is held in a balanced condition, and the sampling
capacitor arrays acquire the differential signal on the input.
CAPACITIVE
DAC
CAPACITIVE
DAC
CONTROL
LOGIC
COMPARATOR
SW3
SW1
A
B
SW2
CS
VIN+
VIN–
VREF
04
60
3-
01
3
Figure 16. ADC Acquisition Phase
When the ADC starts a conversion (see Figure 17), SW3 opens
and SW1 and SW2 move to Position B, causing the comparator
to become unbalanced. Both inputs are disconnected once the
conversion begins. The control logic and the charge redistribu-
tion DACs are used to add and subtract fixed amounts of charge
from the sampling capacitor arrays to bring the comparator
back into a balanced condition. When the comparator is
rebalanced, the conversion is complete. The control logic
generates the ADC output code. The output impedances of the
sources driving the VIN+ and VIN pins must be matched;
otherwise, the two inputs will have different settling times,
resulting in errors.
CAPACITIVE
DAC
CAPACITIVE
DAC
CONTROL
LOGIC
COMPARATOR
SW3
SW1
A
B
SW2
CS
VIN+
VIN–
VREF
04603-014
Figure 17. ADC Conversion Phase
ANALOG INPUT STRUCTURE
Figure 18 shows the equivalent circuit of the analog input
structure of the AD7266 in differential/pseudo differential
mode. In single-ended mode, VIN is internally tied to AGND.
The four diodes provide ESD protection for the analog inputs.
Care must be taken to ensure that the analog input signals never
exceed the supply rails by more than 300 mV. This causes these
diodes to become forward-biased and starts conducting into the
substrate. These diodes can conduct up to 10 mA without
causing irreversible damage to the part.
The C1 capacitors in Figure 18 are typically 4 pF and can
primarily be attributed to pin capacitance. The resistors are
lumped components made up of the on resistance of the
switches. The value of these resistors is typically about 100 Ω.
The C2 capacitors are the ADC’s sampling capacitors with a
capacitance of 45 pF typically.
For ac applications, removing high frequency components from
the analog input signal is recommended by the use of an RC
low-pass filter on the relevant analog input pins with optimum
values of 47 Ω and 10 pF. In applications where harmonic dis-
tortion and signal-to-noise ratio are critical, the analog input
should be driven from a low impedance source. Large source
impedances significantly affect the ac performance of the ADC
and may necessitate the use of an input buffer amplifier. The
choice of the op amp is a function of the particular application.
相关PDF资料
PDF描述
ICL3222CAZ TRANSMITTER/RCVR RS232 LP 20SSOP
ICL3222EIBZ IC 2DRVR/2RCVR RS232 3V 18-SOIC
LTC1443CS#PBF IC COMP W/REF LOWPWR QUAD 16SOIC
ICL3222CVZ IC TXRX DL RS232 3-5.5V 20TSSOP
LTC2496CUHF#PBF IC ADC 16BIT DELTA SIG 38-QFN
相关代理商/技术参数
参数描述
AD7266BSU 制造商:Analog Devices 功能描述:ADC DUAL SAR 2MSPS 12-BIT SERL 32TQFP - Bulk
AD7266BSUZ 功能描述:IC ADC 12BIT 3CH 2MSPS 32-TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率(每秒):300k 数据接口:并联 转换器数目:1 功率耗散(最大):75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC(0.295",7.50mm 宽) 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端,单极;1 个单端,双极
AD7266BSUZ-REEL 功能描述:IC ADC 12BIT 3CHAN 2MSPS 32TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极
AD7266BSUZ-REEL7 功能描述:IC ADC 12BIT 3CHAN 2MSPS 32TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极
AD7273 制造商:AD 制造商全称:Analog Devices 功能描述:3MSPS,10-/12-Bit ADCs in 8-Lead TSOT