参数资料
| 型号： | AD7291BCPZ-RL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 14/29页 |
| 文件大小： | 0K |
| 描述： | IC ADC I2C/SRL 22.22K 20LFCSP |
| 标准包装： | 1,500 |
| 位数： | 12 |
| 采样率（每秒）： | 22.22k |
| 数据接口： | I²C，串行 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 12.6mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-WFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 20-LFCSP-WQ（4x4） |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 8 个单端，单极 |
| 配用： | EVAL-AD7291SDZ-ND - BOARD EVAL FOR AD7291 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
AD7291
Data Sheet
Rev. B | Page 20 of 28
HYSTERESIS REGISTER
Each analog input channel and the internal temperature sensor
has its own hysteresis register, which is a 16-bit read/write
register. Only the 12 LSBs are used. Bit D15 to Bit D12 are not
used in the register and are set to 0s. The hysteresis register
stores the hysteresis value, N, when using the limit registers.
Each pair of limit registers has a dedicated hysteresis register.
The hysteresis value determines the reset point for the ALERT
pin if a violation of the limits occurs. For example, if a hysteresis
value of eight LSBs is required on the upper and lower limits of
Channel 0, the 16-bit word, 0000 0000 0000 1000, should be
written to the hysteresis register of CH0, the address of which
hysteresis registers content defaults to all zeros (0x0000). If a
hysteresis value is required, that value must be written to the
hysteresis register for the channel in question.
Table 25. Hysteresis Register (First Read/Write Byte)
MSB
D15
D14
D13
D12
D11
D10
D9
D8
0
B11
B10
B9
B8
Table 26. Hysteresis Register (Second Read/Write Byte)
LSB
D7
D6
D5
D4
D3
D2
D1
D0
B7
B6
B5
B4
B3
B2
B1
B0
ALERT STATUS REGISTER A AND ALERT STATUS
REGISTER B (0x1F AND 0x20)
The alert status registers are 16-bit, read-only registers that
provide information on an alert event. If a conversion result
activates the ALERT pin, as described in the Limit Registers
(0x04 to 0x1E) section, the alert status register can be read to
gain further information. There are two alert status registers in
the AD7291; Alert Status Register A, which stores alerts for the
and Alert Status Register B, which stores alerts for the internal
Both alert status registers contain two status bits per channel,
one corresponding to the DATAHIGH limit and the other to the
DATALOW limit. The bit with a status of 1 shows where the
violation occurred—that is, on which channel—and whether
the violation occurred on the upper or lower limit. If a second
alert event occurs on the other channel between receiving the
first alert and interrogating the alert status register, the corres-
ponding bit for that alert event is also set. The entire contents
of the alert status register can be cleared by writing 1 to Bit D2
in the command register.
For example, if Bit D14 in Alert Status Register A is set to 1, the
lower limit on Channel 7 (Register 0x1A) has been violated,
while if Bit D11 is set 1, the upper limit on Channel 5 has been
violated (Register 0x13).
The TSENSEHIGH and TSENSE_AVGHIGH alerts are determined
by comparison with the TSENSE DATAHIGH register (Register
0x1C). Likewise, the TSENSELOW and TSENSE_AVGLOW alerts
are determined by comparison with the TSENSE DATALOW register
(Register 0x1D).
Table 27. Alert Status Register A (First Read Byte)
D15
D14
D13
D12
D11
D10
D9
D8
CH7HIGH
CH7LOW
CH6HIGH
CH6LOW
CH5HIGH
CH5LOW
CH4HIGH
CH4LOW
Table 28. Alert Status Register A (Second Read Byte)
D7
D6
D5
D4
D3
D2
D1
D0
CH3HIGH
CH3LOW
CH2HIGH
CH2LOW
CH1HIGH
CH1LOW
CH0HIGH
CH0LOW
Table 29. Alert Status Register B (First Read Byte)
D15
D14
D13
D12
D11
D10
D9
D8
0
Table 30. Alert Status Register B (Second Read Byte)
D7
D6
D5
D4
D3
D2
D1
D0
0
TSENSE_AVGHIGH
TSENSE_AVGLOW
TSENSEHIGH
TSENSELOW
相关PDF资料 |
PDF描述 |
|---|---|
| AD7298-1BCPZ-RL | IC ADC 10BIT SPI/SRL 8CH 20LFCSP |
| AD7298BCPZ-RL7 | IC ADC 10BIT SPI/SRL 8CH 20LFCSP |
| AD7302BRUZ-REEL7 | IC DAC 8BIT DUAL R-R 20-TSSOP |
| AD7303BRM | IC DAC 8BIT DUAL R-R 8-MSOP |
| AD7305BRU | IC DAC 8BIT QUAD R-R 20-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7291TCPZ-EP | 功能描述:CH 12 BIT SAR WT INTERNAL TEMP S 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:在售 位数:12 采样率（每秒）:22.22k 输入数:8 输入类型:单端 数据接口:I2C 配置:MUX-S/H-ADC 无线电 - S/H:ADC:1:1 A/D 转换器数:1 架构:SAR 参考类型:外部， 内部 电压 - 电源，模拟:2.8 V ~ 3.6 V 电压 - 电源，数字:2.8 V ~ 3.6 V 特性:温度传感器 工作温度:-55°C ~ 125°C（TA） 封装/外壳:20-WFQFN 裸露焊盘，CSP 供应商器件封装:20-LFCSP（4x4） 标准包装:1 |
| AD7291TCPZ-EP-RL7 | 功能描述:8 CH 12 BIT SAR WT INTERNAL TEMP 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:在售 位数:12 采样率（每秒）:22.22k 输入数:8 输入类型:单端 数据接口:I2C 配置:MUX-S/H-ADC 无线电 - S/H:ADC:1:1 A/D 转换器数:1 架构:SAR 参考类型:外部， 内部 电压 - 电源，模拟:2.8 V ~ 3.6 V 电压 - 电源，数字:2.8 V ~ 3.6 V 特性:温度传感器 工作温度:-55°C ~ 125°C（TA） 封装/外壳:20-WFQFN 裸露焊盘，CSP 供应商器件封装:20-LFCSP（4x4） 标准包装:1,500 |
| AD7292BCPZ | 制造商:Analog Devices 功能描述:Monitor and Control System 36-Pin LFCSP EP Tray 制造商:Analog Devices 功能描述:12-BIT,MULTI-CHANNEL, ADC,DAC WT TEMP IC - Trays 制造商:Analog Devices 功能描述:IC ADC 10BIT SPI/SRL 36-LFCSP 制造商:Analog Devices 功能描述:ADC DAC TEMP SENSOR GPIO 3 制造商:Analog Devices 功能描述:ADC, DAC, TEMP SENSOR, GPIO, 36LFCSP 制造商:Analog Devices Inc. 功能描述:Analog to Digital Converters - ADC 12-Bit Multi-Channel ADC DAC wt Temp IC 制造商:Analog Devices 功能描述:ANALOGUE MONITORING & CONTROL CIRCUIT, LFCSP-36; IC Function:Analogue Monitoring and Control Circuit; Supply Voltage Min:1.8V; Supply Voltage Max:5.25V; Operating Temperature Min:-40C; Operating Temperature Max:125C; No. of Pins:36;RoHS Compliant: Yes |
| AD7292BCPZ-RL | 制造商:Analog Devices 功能描述:Monitor and Control System 36-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:12-BIT,MULTI-CHANNEL, ADC,DAC WT TEMP IC - Tape and Reel 制造商:Analog Devices 功能描述:IC ADC 10BIT SPI/SRL 36LFCSP 制造商:Analog Devices Inc. 功能描述:Analog to Digital Converters - ADC 12-Bit Multi-Channel ADC DAC wt Temp IC 制造商:Analog Devices Inc. 功能描述:Analog to Digital Converters - ADC 10B Monitor & Cntrl System w/ Temp Sensr |
| AD7293BCPZ | 功能描述:12-BIT POWER AMPLIFIER CURRENT C 制造商:analog devices inc. 系列:* 零件状态:有效 标准包装:1 |
发布紧急采购，3分钟左右您将得到回复。