- 您现在的位置：买卖IC网 > PDF目录373897 > AD73311ARS (ANALOG DEVICES INC) Low Cost, Low Power CMOS General Purpose Analog Front End PDF资料下载
参数资料
| 型号： | AD73311ARS |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 通信及网络 |
| 英文描述： | Low Cost, Low Power CMOS General Purpose Analog Front End |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PDSO20 |
| 封装： | SSOP-20 |
| 文件页数： | 25/36页 |
| 文件大小： | 382K |
| 代理商： | AD73311ARS |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
REV. A
AD73311L
–25–
TFS
DT
SCLK
DR
RFS
ADSP-218x
DSP
SDIFS
SDI
SCLK
SDO
SDOFS
FL0
FL1
RESET
SE
AD73311L
CODEC
Figure 34. AD73311L Connected to ADSP-218x
FSX
DT
CLKX
DR
FSR
TMS320C5x
DSP
SDIFS
SDI
SCLK
SDO
SDOFS
XF
RESET
SE
CLKR
AD73311L
CODEC
Figure 35. AD73311L Connected to TMS320C5x
Cascade Operation
Where it is required to con
fi
gure a cascade of up to eight
devices, it is necessary to ensure that the timing of the SE and
RESET
signals are synchronized at each device in the cascade.
A simple D-type flip-flop is suf
fi
cient to sync each signal to the
master clock MCLK, as in Figure 36.
1/2
74HC74
CLK
D
Q
DSP CONTROL
TO SE
MCLK
SE SIGNAL SYNCHRONIZED
TO MCLK
1/2
74HC74
CLK
D
Q
DSP CONTROL
TO
RESET
MCLK
RESET
SIGNAL SYNCHRONIZED
TO MCLK
Figure 36. SE and
RESET
Sync Circuit for Cascaded
Operation
Connection of a cascade of devices to a DSP, as shown in Fig-
ure 37, is no more complicated than connecting a single device.
Instead of connecting the SDO and SDOFS to the DSP
’
s Rx
port, these are now daisy-chained to the SDI and SDIFS of the
next device in the cascade. The SDO and SDOFS of the
fi
nal
device in the cascade are connected to the DSP
’
s Rx port to
complete the cascade. SE and
RESET
on all devices are fed
from the signals that were synchronized with the MCLK using
the circuit as described above. The SCLK from only one device
need be connected to the DSP
’
s SCLK input(s) as all devices
will be running at the same SCLK frequency and phase.
TFS
DT
DR
RFS
SDIFS
SDI
SCLK
SDO
SDOFS
SCLK
DEVICE 1
MCLK
SE
RESET
SDIFS
SDI
SCLK
SDO
SDOFS
DEVICE 2
MCLK
SE
RESET
74HC74
Q1
Q2
D1
D2
FL0
FL1
ADSP-218x
DSP
AD73311L
CODEC
AD73311L
CODEC
Figure 37. Connection of Two AD73311Ls Cascaded to
ADSP-218x
Grounding and Layout
Since the analog inputs to the AD73311L are differential, most
of the voltages in the analog modulator are common-mode
voltages. The excellent common-mode rejection of the part will
remove common-mode noise on these inputs. The analog and
digital supplies of the AD73311L are independent and separately
pinned out to minimize coupling between analog and digital
sections of the device. The digital
fi
lters on the encoder section
will provide rejection of broadband noise on the power supplies,
except at integer multiples of the modulator sampling frequency.
The digital
fi
lters also remove noise from the analog inputs
provided the noise source does not saturate the analog modula-
tor. However, because the resolution of the AD73311
’
s ADC is
high, and the noise levels from the AD73311L are so low, care
must be taken with regard to grounding and layout.
The printed circuit board that houses the AD73311L should be
designed so the analog and digital sections are separated and
con
fi
ned to certain sections of the board. The AD73311L pin
con
fi
guration offers a major advantage in that its analog and
digital interfaces are connected on opposite sides of the package.
This facilitates the use of ground planes that can be easily
separated, as shown in Figure 38. A minimum etch technique
is generally best for ground planes as it gives the best shielding.
Digital and analog ground planes should be joined in only one
place. If this connection is close to the device, it is recommended
to use a ferrite bead inductor as shown in Figure 38.
相关PDF资料 |
PDF描述 |
|---|---|
| AD73311LAR | Low Cost, Low Power CMOS General Purpose Analog Front End |
| AD73311L | Low Cost, Low Power CMOS General Purpose Analog Front End Processor(低成本，低功耗的CMOS通用双模拟前端处理器) |
| AD73311 | Low Cost, Low Power CMOS General Purpose Analog Front End Processor(低成本、低功耗、CMOS通用模拟前端处理器) |
| AD73322LARU | Low Cost, Low Power CMOS General-Purpose Dual Analog Front End |
| AD73322AR | Low Cost, Low Power CMOS General-Purpose Dual Analog Front End |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD73311ARS-REEL | 制造商:Analog Devices 功能描述:Audio Codec 1ADC / 1DAC 16-Bit 20-Pin SSOP T/R 制造商:Rochester Electronics LLC 功能描述:SPEECH & TELEPHONY CODEC I.C. - Tape and Reel |
| AD73311ARSZ | 功能描述:IC ANALOG FRONT END 20-SSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
| AD73311ARSZ-REEL | 功能描述:IC ANALOG FRONT END 20-SSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
| AD73311ARZ | 功能描述:IC PROCESSOR FRONT END LP 20SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
| AD73311ARZ-REEL | 功能描述:IC PROCESSOR FRONT END LP 20SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。