- 您现在的位置：买卖IC网 > PDF目录10089 > AD7612BCPZ-RL (Analog Devices Inc)IC ADC 16BIT 750KSPS SAR 48LFCSP PDF资料下载
参数资料
| 型号： | AD7612BCPZ-RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 18/32页 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT 750KSPS SAR 48LFCSP |
| 标准包装： | 2,500 |
| 系列： | PulSAR® |
| 位数： | 16 |
| 采样率（每秒）： | 750k |
| 数据接口： | 串行，并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 230mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 48-LFCSP-VQ（7x7） |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 1 个差分，双极 |
| 配用： | EVAL-AD7612CBZ-ND - BOARD EVALUATION FOR AD7612 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
Data Sheet
AD7612
Rev. A | Page 25 of 32
8-Bit Interface (Master or Slave)
The BYTESWAP pin allows a glueless interface to an 8-bit bus.
As shown in Figure 38, when BYTESWAP is low, the LSB byte is
output on D[7:0] and the MSB is output on D[15:8]. When
BYTESWAP is high, the LSB and MSB bytes are swapped; the
LSB is output on D[15:8] and the MSB is output on D[7:0]. By
connecting BYTESWAP to an address line, the 16-bit data can
be read in two bytes on either D[15:8] or D[7:0]. This interface
can be used in both master and slave parallel reading modes.
CS
RD
BYTESWAP
PINS D[15:8]
PINS D[7:0]
HI-Z
HIGH BYTE
LOW BYTE
HIGH BYTE
HI-Z
t12
t13
06
26
5-
0
38
Figure 38. 8-Bit and 16-Bit Parallel Interface
SERIAL INTERFACE
The AD7612 has a serial interface (SPI-compatible) multiplexed
on the data pins D[15:2]. The AD7612 is configured to use the
serial interface when SER/PAR is held high.
Data Interface
The AD7612 outputs 16 bits of data, MSB first, on the SDOUT
pin. This data is synchronized with the 16 clock pulses provided
on the SDCLK pin. The output data is valid on both the rising
and falling edge of the data clock.
Serial Configuration Interface
The AD7612 can be configured through the serial configuration
register only in serial mode as the serial configuration pins are
also multiplexed on the data pins D[15:12]. Refer to the Hardware
Configuration section and Software Configuration section for
more information.
MASTER SERIAL INTERFACE
The pins multiplexed on D[10:2] and used for master serial inter-
face are DIVSCLK[0], DIVSCLK[1], EXT/INT, INVSYNC,
INVSCLK, RDC, SDOUT, SDCLK and SYNC.
Internal Clock (SER/PAR = high, EXT/INT = Low)
The AD7612 is configured to generate and provide the serial
data clock, SDCLK, when the EXT/INT pin is held low. The
AD7612 also generates a SYNC signal to indicate to the host
when the serial data is valid. The SDCLK, and the SYNC sig-
nals can be inverted, if desired using the INVSCLK and INVSYNC
inputs, respectively. Depending on the input, RDC, the data can
be read during the following conversion or after each conver-
these two modes.
Read During Convert (RDC = High)
Setting RDC = high allows the master read (previous conversion
result) during conversion mode. Usually, because the AD7612 is
used with a fast throughput, this mode is the most recommended
serial mode. In this mode, the serial clock and data toggle at appro-
priate instances, minimizing potential feed through between digital
activity and critical conversion decisions. In this mode, the SDCLK
period changes since the LSBs require more time to settle and
the SDCLK is derived from the SAR conversion cycle. In this
mode, the AD7612 generates a discontinuous SDCLK of two
different periods and the host should use an SPI interface.
Read During Convert (RDC = Low, DIVSCLK[1:0] = [0 to 3])
Setting RDC = low allows the read after conversion mode. Unlike
the other serial modes, the BUSY signal returns low after the 16
data bits are pulsed out and not at the end of the conversion phase,
resulting in a longer BUSY width (refer to Table 4 for BUSY timing
specifications). The DIVSCLK[1:0] inputs control the SDCLK
period and SDOUT data rate. As a result, the maximum through-
put cannot be achieved in this mode. In this mode, the AD7612
also generates a discontinuous SDCLK however, a fixed period and
hosts supporting both SPI and serial ports can also be used.
相关PDF资料 |
PDF描述 |
|---|---|
| MS27467E17A35PB | CONN PLUG 55POS STRAIGHT W/PINS |
| LTC1480IS8#TR | IC TXRX RS485 3.3V ULT LP 8SOIC |
| VE-B62-MW-F2 | CONVERTER MOD DC/DC 15V 100W |
| VI-2TZ-MY | CONVERTER MOD DC/DC 2V 20W |
| IDT72241L15PF8 | IC FIFO 2048X18 SYNC 15NS 32QFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7612BST | 制造商:Analog Devices 功能描述:ADC 16BIT 750KSPS SAR 48-LQFP 制造商:Analog Devices 功能描述:ADC, 16BIT, 750KSPS, SAR, 48-LQFP |
| AD7612BSTZ | 功能描述:IC ADC 16BIT 750KSPS SAR 48-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:PulSAR® 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD7612BSTZ-RL | 功能描述:IC ADC 16BIT 750KSPS SAR 48-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:PulSAR® 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD7616BSTZ | 功能描述:16 Bit Analog to Digital Converter 16 Input 2 SAR 80-LQFP (14x14) 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:在售 位数:16 采样率（每秒）:1M 输入数:16 输入类型:差分 数据接口:SPI，并联，DSP 配置:MUX-S/H-ADC 无线电 - S/H:ADC:1:1 A/D 转换器数:2 架构:SAR 参考类型:外部， 内部 电压 - 电源，模拟:5V 电压 - 电源，数字:2.3 V ~ 3.6 V 特性:同步采样 工作温度:-40°C ~ 125°C 封装/外壳:80-LQFP 供应商器件封装:80-LQFP（14x14） 标准包装:1 |
| AD7616BSTZ-RL | 功能描述:16 Bit Analog to Digital Converter 16 Input 2 SAR 80-LQFP (14x14) 制造商:analog devices inc. 系列:- 包装:剪切带（CT） 零件状态:在售 位数:16 采样率（每秒）:1M 输入数:16 输入类型:差分 数据接口:SPI，并联，DSP 配置:MUX-S/H-ADC 无线电 - S/H:ADC:1:1 A/D 转换器数:2 架构:SAR 参考类型:外部， 内部 电压 - 电源，模拟:5V 电压 - 电源，数字:2.3 V ~ 3.6 V 特性:同步采样 工作温度:-40°C ~ 125°C 封装/外壳:80-LQFP 供应商器件封装:80-LQFP（14x14） 标准包装:1 |
发布紧急采购，3分钟左右您将得到回复。