参数资料
型号: AD7612BCPZ-RL
厂商: Analog Devices Inc
文件页数: 22/32页
文件大小: 0K
描述: IC ADC 16BIT 750KSPS SAR 48LFCSP
标准包装: 2,500
系列: PulSAR®
位数: 16
采样率(每秒): 750k
数据接口: 串行,并联
转换器数目: 1
功率耗散(最大): 230mW
电压电源: 模拟和数字
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 48-VFQFN 裸露焊盘,CSP
供应商设备封装: 48-LFCSP-VQ(7x7)
包装: 带卷 (TR)
输入数目和类型: 1 个差分,双极
配用: EVAL-AD7612CBZ-ND - BOARD EVALUATION FOR AD7612
Data Sheet
AD7612
Rev. A | Page 29 of 32
HARDWARE CONFIGURATION
The AD7612 can be configured at any time with the dedicated
hardware pins WARP, IMPULSE, BIPOLAR, TEN, OB/2C, and
PD for parallel mode (SER/PAR = low) or serial hardware mode
(SER/ PAR = high, HW/SW = high). Programming the AD7612
for mode selection and input range configuration can be done
before or during conversion. Like the RESET input, the ADC
requires at least one acquisition time to settle as indicated in
Figure 44. See Table 6 for pin descriptions. Note that these inputs
are high impedance when using the software configuration mode.
SOFTWARE CONFIGURATION
The pins multiplexed on D[15:12] used for software configura-
tion are: HW/SW, SCIN, SCCLK, and SCCS. The AD7612 is
programmed using the dedicated write-only serial configurable
port (SCP) for conversion mode, input range selection, output
coding, and power-down using the serial configuration register.
See Table 9 for details of each bit in the configuration register.
The SCP can only be used in serial software mode selected with
SER/PAR = high and HW/SW = low since the port is multiplexed
on the parallel interface.
The SCP is accessed by asserting the port’s chip select, SCCS,
and then writing SCIN synchronized with SCCLK, which (like
SDCLK) is edge sensitive depending on the state of INVSCLK.
See Figure 45 for timing details. SCIN is clocked into the con-
figuration register MSB first. The configuration register is an
internal shift register that begins with Bit 8, the start bit. The 9th
SPPCLK edge updates the register and allows the new settings to be
used. As indicated in the timing diagram, at least one acquisition
time is required from the 9th SCCLK edge. Bits [1:0] are reserved
bits and are not written to while the SCP is being updated.
The SCP can be written to at any time, up to 40 MHz, and it is
recommended to write to while the AD7612 is not busy convert-
ing, as detailed in Figure 45. In this mode, the full 750 kSPS is not
attainable because the time required for SCP access is (t31 + 8 × 1/
SCCLK +t8) minimum. If the full throughput is required, the
SCP can be written to during conversion, however it is not
recommended to write to the SCP during the last 475 ns of con-
version (BUSY = high) or performance degradation can result.
In addition, the SCP can be accessed in both serial master and
serial slave read during and read after convert modes.
Note that at power up, the configuration register is undefined.
The RESET input clears the configuration register (sets all bits
to 0), thus placing the configuration to 0 V to 5 V input, normal
mode, and twos complemented output.
Table 9. Configuration Register Description
Bit
Name
Description
8
START
START bit. With the SCP enabled (SCCS = low),
when START is high, the first rising edge of SCCLK
(INVSCLK = low) begins to load the register with
the new configuration.
7
BIPOLAR
Input Range Select. Used in conjunction with
Bit 6, TEN, per the following:
Input Range
BIPOLAR
TEN
0 V to 5 V
Low
0 V to 10 V
Low
High
±5 V
High
Low
±10 V
Low
High
6
TEN
Input Range Select. See Bit 7, BIPOLAR.
5
PD
Power Down.
PD = Low, normal operation.
PD = High, power down the ADC. The SCP is accessi-
ble while in power down. To power up the ADC,
write PD = low on the next configuration setting.
4
IMPULSE
Mode Select. Used in conjunction with Bit 3,
WARP per the following:
Mode
WARP
IMPULSE
Normal
Low
Impulse
Low
High
Warp
High
Low
Normal
High
3
WARP
Mode Select. See Bit 4, IMPULSE.
2
OB/2C
Output Coding
OB/2C = Low, use twos complement output.
OB/2C = High, use straight binary output.
1
RSV
Reserved.
0
RSV
Reserved.
WARP,
IMPULSE
BUSY
HW/SW = 0
CNVST
BIPOLAR,
TEN
t8
SER/PAR = 0, 1
PD = 0
t8
0
62
65
-0
44
Figure 44. Hardware Configuration Timing
相关PDF资料
PDF描述
MS27467E17A35PB CONN PLUG 55POS STRAIGHT W/PINS
LTC1480IS8#TR IC TXRX RS485 3.3V ULT LP 8SOIC
VE-B62-MW-F2 CONVERTER MOD DC/DC 15V 100W
VI-2TZ-MY CONVERTER MOD DC/DC 2V 20W
IDT72241L15PF8 IC FIFO 2048X18 SYNC 15NS 32QFP
相关代理商/技术参数
参数描述
AD7612BST 制造商:Analog Devices 功能描述:ADC 16BIT 750KSPS SAR 48-LQFP 制造商:Analog Devices 功能描述:ADC, 16BIT, 750KSPS, SAR, 48-LQFP
AD7612BSTZ 功能描述:IC ADC 16BIT 750KSPS SAR 48-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:PulSAR® 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率(每秒):20M 数据接口:并联 转换器数目:2 功率耗散(最大):155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP(7x7) 包装:Digi-Reel® 输入数目和类型:4 个单端,单极;2 个差分,单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6
AD7612BSTZ-RL 功能描述:IC ADC 16BIT 750KSPS SAR 48-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:PulSAR® 标准包装:1 系列:- 位数:14 采样率(每秒):83k 数据接口:串行,并联 转换器数目:1 功率耗散(最大):95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP(0.600",15.24mm) 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端,双极
AD7616BSTZ 功能描述:16 Bit Analog to Digital Converter 16 Input 2 SAR 80-LQFP (14x14) 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:在售 位数:16 采样率(每秒):1M 输入数:16 输入类型:差分 数据接口:SPI,并联,DSP 配置:MUX-S/H-ADC 无线电 - S/H:ADC:1:1 A/D 转换器数:2 架构:SAR 参考类型:外部, 内部 电压 - 电源,模拟:5V 电压 - 电源,数字:2.3 V ~ 3.6 V 特性:同步采样 工作温度:-40°C ~ 125°C 封装/外壳:80-LQFP 供应商器件封装:80-LQFP(14x14) 标准包装:1
AD7616BSTZ-RL 功能描述:16 Bit Analog to Digital Converter 16 Input 2 SAR 80-LQFP (14x14) 制造商:analog devices inc. 系列:- 包装:剪切带(CT) 零件状态:在售 位数:16 采样率(每秒):1M 输入数:16 输入类型:差分 数据接口:SPI,并联,DSP 配置:MUX-S/H-ADC 无线电 - S/H:ADC:1:1 A/D 转换器数:2 架构:SAR 参考类型:外部, 内部 电压 - 电源,模拟:5V 电压 - 电源,数字:2.3 V ~ 3.6 V 特性:同步采样 工作温度:-40°C ~ 125°C 封装/外壳:80-LQFP 供应商器件封装:80-LQFP(14x14) 标准包装:1