
AD7631
Data Sheet
Rev. B | Page 10 of 32
Pin No.
Mnemonic
Description
23
D12 or
DO
When MODE[1:0] = 0, 1, or 2, this output is used as Bit 12 of the parallel port data output bus.
SYNC
When MODE[1:0] = 3, Serial Data Frame Synchronization. In serial master mode (MODE[1:0] = 3,
EXT/INT= low), this output is used as a digital output frame synchronization for use with the
internal data clock.
When a read sequence is initiated and INVSYNC = low, SYNC is driven high and remains high while
the SDOUT output is valid.
When a read sequence is initiated and INVSYNC = high, SYNC is driven low and remains low while
the SDOUT output is valid.
24
D13 or
DO
When MODE[1:0] = 0, 1, or 2, this output is used as Bit 13 of the parallel port data output bus.
RDERROR
When MODE[1:0] = 3, Serial Data Read Error. In serial slave mode (MODE[1:0] = 3, EXT/INT = high),
this output is used as an incomplete data read error flag. If a data read is started and not completed when
the current conversion is completed, the current data is lost and RDERROR is pulsed high.
25
D14 or
DI/O
When MODE[1:0] = 0, 1, or 2, this output is used as Bit 14 of the parallel port data output bus.
HW/SW
When MODE[1:0] = 3, Serial Configuration Hardware/Software Select. In serial mode, this input is
When HW/SW = low, the AD7631 is configured through software using the serial configuration register.
When HW/SW = high, the AD7631 is configured through dedicated hardware input pins.
26
D15 or
DI/O
When MODE[1:0] = 0, 1, or 2, this output is used as Bit 15 of the parallel port data output bus.
SCIN
When MODE[1:0] = 3, Serial Configuration Data Input. In serial software configuration mode (HW/SW =
low), this input is used to serially write in, MSB first, the configuration data into the serial configuration
27
D16 or
DI/O
When MODE[1:0] = 0, 1, or 2, this output is used as Bit 16 of the parallel port data output bus.
SCCLK
When MODE[1:0] = 3, Serial Configuration Clock. In serial software configuration mode (HW/SW = low)
this input is used to clock in the data on SCIN. The active edge where the data SCIN is updated
28
D17 or
DI/O
When MODE[1:0] = 0, 1, or 2, this output is used as Bit 17 of the parallel port data output bus.
SCCS
When MODE[1:0] = 3, Serial Configuration Chip Select. In serial software configuration mode
29
BUSY
DO
Busy Output. Transitions high when a conversion is started and remains high until the conversion is
complete and the data is latched into the on-chip shift register. The falling edge of BUSY can be used
as a data-ready clock signal. Note that in master read after convert mode (MODE[1:0] = 3, EXT/INT = low,
RDC = low) the busy time changes according to
Table 4.30
TEN
Input Range Select. Used in conjunction with BIPOLAR per the following.
Input Range (V)
BIPOLAR
TEN
0 to 5
Low
0 to 10
Low
High
±5
High
Low
±10
High
31
RD
DI
Read Data. When CS and RD are both low, the interface parallel or serial output bus is enabled.
32
CS
DI
Chip Select. When CS and RD are both low, the interface parallel or serial output bus is enabled. CS
is also used to gate the external clock in slave serial mode (not used for serial configurable port).
33
RESET
DI
Reset Input. When high, reset the AD7631. Current conversion, if any, is aborted. The falling edge of
RESET resets the data outputs to all zeros (with OB/2C = high) and clears the configuration register.
34
PD
Power-Down Input. When PD = high, power down the ADC. Power consumption is reduced and
conversions are inhibited after the current one is completed. The digital interface remains active
during power down.
35
CNVST
DI
Conversion Start. A falling edge on CNVST puts the internal sample-and-hold into the hold state and
initiates a conversion.
36
BIPOLAR
Input Range Select. See description for Pin 30.