参数资料
| 型号： | AD7631BCPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 22/32页 |
| 文件大小： | 0K |
| 描述： | IC ADC 18BIT 250KSPS BIP 48LFCSP |
| 标准包装： | 1 |
| 系列： | PulSAR® |
| 位数： | 18 |
| 采样率（每秒）： | 250k |
| 数据接口： | 串行，并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 120mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 48-LFCSP-VQ（7x7） |
| 包装： | 托盘 |
| 输入数目和类型： | 1 个差分，单极；1 个差分，双极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
Data Sheet
AD7631
Rev. B | Page 29 of 32
HARDWARE CONFIGURATION
The AD7631 can be configured at any time with the dedicated
hardware pins BIPOLAR, TEN, D0/OB/2C, and PD for parallel
mode (MODE[1:0] = 0, 1, or 2) or serial hardware mode
(MODE[1:0] = 3, HW/SW = high). Programming the AD7631
for mode selection and input range configuration can be done
before or during conversion. Like the RESET input, the ADC
requires at least one acquisition time to settle, as indicated in
Figure 46. See Table 6 for pin descriptions. Note that these
inputs are high impedance when using the software
configuration mode.
SOFTWARE CONFIGURATION
The pins multiplexed on D[17:14] used for software
configuration are: HW/SW, SCIN, SCCLK, and SCCS. The
AD7631 is programmed using the dedicated write-only
serial configurable port (SCP) for conversion mode, input range
selection, output coding, and power-down using the serial
configuration register. See Table 11 for details of each bit in the
configuration register. The SCP can only be used in serial software
mode selected with MODE[1:0] = 3 and HW/SW = low because
the port is multiplexed on the parallel interface.
The SCP is accessed by asserting the port’s chip select, SCCS,
and then writing SCIN synchronized with SCCLK, which (like
SDCLK) is edge sensitive depending on the state of INVSCLK.
See Figure 47 for timing details. SCIN is clocked into the
configuration register MSB first. The configuration register is
an internal shift register that begins with Bit 8, the START bit.
The 9th SCCLK edge updates the register and allows the new
settings to be used. As indicated in the timing diagram, at least one
acquisition time is required from the 9th SCCLK edge. Bits [1:0] are
reserved bits and are not written to while the SCP is being updated.
The SCP can be written to at any time, up to 40 MHz, and it is
recommended to write to while the AD7631 is not busy
converting, as detailed in Figure 47. In this mode, the full
670 kSPS is not attainable because the time required for SCP
access is (t31 + 9 × 1/SCCLK + t8) minimum. If the full
throughput is required, the SCP can be written to during
conversion; however, it is not recommended to write to the SCP
during the last 600 ns of conversion (BUSY = high) or performance
degradation can result. In addition, the SCP can be accessed in
both serial master and serial slave read during and read after
convert modes.
Note that at power-up, the configuration register is undefined.
The RESET input clears the configuration register (sets all bits
to 0), therefore placing the configuration to 0 V to 5 V input,
normal mode, and twos complemented output.
Table 11. Configuration Register Description
Bit
Mnemonic
Description
8
START
START bit. With the SCP enabled (SCCS = low),
when START is high, the first rising edge of
SCCLK (INVSCLK = low) begins to load the
register with the new configuration.
7
BIPOLAR
Input Range Select. Used in conjunction with
Bit 6, TEN, per the following.
Input Range (V)
BIPOLAR
TEN
0 to 5
Low
0 to 10
Low
High
±5
High
Low
±10
High
6
TEN
Input Range Select. See Bit 7, BIPOLAR.
5
PD
Power Down.
PD = low, normal operation.
PD = high, power down the ADC. The SCP is
accessible while in power down. To power up
the ADC, write PD = low on the next
configuration setting.
4
RSV
Reserved.
3
RSV
Reserved.
2
OB/2C
Output coding.
OB/2C = low, use twos complement output.
OB/2C = high, use straight binary output.
1
RSV
Reserved.
0
RSV
Reserved.
D0/OB/2C,
PD
BUSY
HW/SW = 1
CNVST
BIPOLAR,
TEN
t8
PD = 0
t8
0
65
88
-0
46
Figure 46. Hardware Configuration Timing
相关PDF资料 |
PDF描述 |
|---|---|
| AD7634BCPZ | IC ADC 18BIT BIPO PROGR 48-LFCSP |
| AD7641BSTZRL | IC ADC 18BIT 2MSPS SAR 48-LQFP |
| AD7643BCPZ | IC ADC 18BIT DIFF W/REF 48LFCSP |
| AD7650ACPZ | IC ADC 16BIT CMOS 5V 48LFCSP |
| AD7651ACPZ | IC ADC 16BIT UNIPOLAR 48LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7631BCPZRL | 功能描述:IC ADC 18BIT 250KSPS BIP 48LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:PulSAR® 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD7631BSTZ | 功能描述:IC ADC 18BIT 250KSPS BIP 48-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:PulSAR® 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD7631BSTZRL | 功能描述:IC ADC 18BIT 250KSPS BIP 48-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:PulSAR® 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD7634 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 1 MSPS, Differential, Programmable Input PulSAR ADC |
| AD7634BCPZ | 功能描述:IC ADC 18BIT BIPO PROGR 48-LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:PulSAR® 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
发布紧急采购，3分钟左右您将得到回复。