- 您现在的位置：买卖IC网 > PDF目录20295 > IDT71T75602S133PFI8 (IDT, Integrated Device Technology Inc)IC SRAM 18MBIT 133MHZ 100TQFP PDF资料下载
参数资料
| 型号： | IDT71T75602S133PFI8 |
| 厂商： | IDT, Integrated Device Technology Inc |
| 文件页数： | 1/23页 |
| 文件大小： | 0K |
| 描述： | IC SRAM 18MBIT 133MHZ 100TQFP |
| 标准包装： | 1,000 |
| 格式 - 存储器： | RAM |
| 存储器类型： | SRAM - 同步 ZBT |
| 存储容量： | 18M（512K x 36） |
| 速度： | 133MHz |
| 接口： | 并联 |
| 电源电压： | 2.375 V ~ 2.625 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 100-LQFP |
| 供应商设备封装： | 100-TQFP（14x14） |
| 包装： | 带卷 (TR) |
| 其它名称： | 71T75602S133PFI8 |
512K x 36, 1M x 18
2.5V Synchronous ZBT? SRAMs
2.5V I/O, Burst Counter
Pipelined Outputs
IDT71T75602
IDT71T75802
Features
? 512K x 36, 1M x 18 memory configurations
? Supports high performance system speed - 200 MHz
(3.2 ns Clock-to-Data Access)
? ZBT TM Feature - No dead cycles between write and read
cycles
? Internally synchronized output buffer enable eliminates the
need to control OE
? Single R/ W (READ/WRITE) control pin
? Positive clock-edge triggered address, data, and control
signal registers for fully pipelined applications
? 4-word burst capability (interleaved or linear)
? Individual byte write ( BW 1 - BW 4 ) control (May tie active)
? Three chip enables for simple depth expansion
? 2.5V power supply (±5%)
? 2.5V I/O Supply (V DDQ )
? Power down controlled by ZZ input
? Boundary Scan JTAG Interface (IEEE 1149.1 Compliant)
? Packaged in a JEDEC standard 100-pin plastic thin quad
flatpack (TQFP), 119 ball grid array (BGA)
Pin Description Summary
Description
The IDT71T75602/802 are 2.5V high-speed 18,874,368-bit
(18 Megabit) synchronous SRAMs. They are designed to eliminate dead
bus cycles when turning the bus around between reads and writes, or
writes and reads. Thus, they have been given the name ZBT TM , or Zero
Bus Turnaround.
Address and control signals are applied to the SRAM during one
clock cycle, and two cycles later the associated data cycle occurs, be it
read or write.
The IDT71T75602/802 contain data I/O, address and control signal
registers. Output enable is the only asynchronous signal and can be used
to disable the outputs at any given time.
A Clock Enable CEN pin allows operation of the IDT71T75602/802
to be suspended as long as necessary. All synchronous inputs are ignored
when ( CEN ) is high and the internal device registers will hold their previous
values.
There are three chip enable pins ( CE 1 , CE 2 , CE 2 ) that allow the
user to deselect the device when desired. If any one of these three is not
asserted when ADV/ LD is low, no new memory operation can be initiated.
However, any pending data transfers (reads or writes) will be completed.
A 0 -A 19
CE 1 , CE 2 , CE 2
OE
R/ W
CEN
BW 1 , BW 2 , BW 3 , BW 4
CLK
ADV/ LD
LBO
TMS
TDI
TCK
TDO
TRST
ZZ
I/O 0 -I/O 31 , I/O P1 -I/O P4
V DD , V DDQ
V SS
Address Inputs
Chip Enables
Output Enable
Read/Write Signal
Clock Enable
Individual Byte Write Selects
Clock
Advance burst address / Load new address
Linear / Interleaved Burst Order
Test Mode Select
Test Data Input
Test Clock
Test Data Input
JTAG Reset (Optional)
Sleep Mode
Data Input / Output
Core Power, I/O Power
Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Output
Input
Input
I/O
Supply
Supply
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Static
N/A
N/A
N/A
N/A
Asynchronous
Synchronous
Synchronous
Static
Static
5313 tbl 01
APRIL 2012
1
?2012 Integrated Device Technology, Inc.
DSC-5313/10
相关PDF资料 |
PDF描述 |
|---|---|
| PM105SB-270M-RC | INDUCTOR POWER 27UH SHIELD SMD |
| ESM43DTBH-S189 | CONN EDGECARD 86POS R/A .156 SLD |
| 356-030-526-101 | CARDEDGE 30POS .156 BLACK |
| IDT71T75602S133PFI | IC SRAM 18MBIT 133MHZ 100TQFP |
| RGZ-0515D | CONV DC/DC 2W 05VIN +/-15VOUT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7706BNZ | 功能描述:IC ADC 16BIT 3CHAN 16DIP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD7706BNZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:3 V/5 V, 1 mW, 2-/3-Channel, 16-Bit, Sigma-Delta ADCs |
| AD7706BR | 功能描述:IC ADC 16BIT 3CH 16-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD7706BR-REEL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 500sps 16-bit Serial 16-Pin SOIC W T/R |
| AD7706BR-REEL7 | 功能描述:IC ADC 16BIT 3CH 16-SOIC T/R RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
发布紧急采购，3分钟左右您将得到回复。