参数资料
型号: IDT71T75602S133PFI8
厂商: IDT, Integrated Device Technology Inc
文件页数: 7/23页
文件大小: 0K
描述: IC SRAM 18MBIT 133MHZ 100TQFP
标准包装: 1,000
格式 - 存储器: RAM
存储器类型: SRAM - 同步 ZBT
存储容量: 18M(512K x 36)
速度: 133MHz
接口: 并联
电源电压: 2.375 V ~ 2.625 V
工作温度: -40°C ~ 85°C
封装/外壳: 100-LQFP
供应商设备封装: 100-TQFP(14x14)
包装: 带卷 (TR)
其它名称: 71T75602S133PFI8
IDT71T75602, IDT71T75802, 512K x 36, 1M x 18, 2.5V Synchronous ZBT? SRAMs with
2.5V I/O, Burst Counter, and Pipelined Outputs Commercial and Industrial Temperature Ranges
Synchronous Truth Table (1)
CEN
R/ W
Chip (5)
ADV/ LD
BW x
ADDRESS
PREVIOUS CYCLE
CURRENT CYCLE
I/O
Enable
USED
(2 cycles later)
L
L
L
L
L
L
H
L
H
X
X
X
X
X
Select
Select
X
X
Deselect
X
X
L
L
H
H
L
H
X
Valid
X
Valid
X
X
X
X
External
External
Internal
Internal
X
X
X
X
X
LOAD WRITE /
BURST WRITE
LOAD READ /
BURST READ
X
DESELECT / NOOP
X
LOAD WRITE
LOAD READ
BURST WRITE
(Advance burst counter) (2)
BURST READ
(Advance burst counter) (2)
DESELECT or STOP (3)
NOOP
SUSPEND (4)
D (7)
Q (7)
D (7)
Q (7)
HiZ
HiZ
Previous Value
NOTES:
5313 tbl 08
1. L = V IL , H = V IH , X = Don’t Care.
2. When ADV/ LD signal is sampled high, the internal burst counter is incremented. The R/ W signal is ignored when the counter is advanced. Therefore the nature of the burst
cycle (Read or Write) is determined by the status of the R/ W signal when the first address is loaded at the beginning of the burst cycle.
3. Deselect cycle is initiated when either ( CE 1 , or CE 2 is sampled high or CE 2 is sampled low) and ADV/ LD is sampled low at rising edge of clock. The data bus will tri-state
two cycles after deselect is initiated.
4. When CEN is sampled high at the rising edge of clock, that clock edge is blocked from propogating through the part. The state of all the internal registers and the
I/Os remains unchanged.
5. To select the chip requires CE 1 = L, CE 2 = L, CE 2 = H on these chip enables. Chip is deselected if any one of the chip enables is false.
6. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.
7. Q - Data read from the device, D - data written to the device.
Partial Truth Table for Writes (1)
WRITE BYTE 1 (I/O[0:7], I/O P1 )
WRITE BYTE 2 (I/O[8:15], I/O P2 )
OPERATION
READ
WRITE ALL BYTES
(2)
(2)
WRITE BYTE 3 (I/O[16:23], I/O P3 ) (2,3)
WRITE BYTE 4 (I/O[24:31], I/O P4 ) (2,3)
NO WRITE
R/ W
H
L
L
L
L
L
L
BW 1
X
L
L
H
H
H
H
BW 2
X
L
H
L
H
H
H
BW 3 (3)
X
L
H
H
L
H
H
BW 4 (3)
X
L
H
H
H
L
H
NOTES:
1. L = V IL , H = V IH , X = Don’t Care.
2. Multiple bytes may be selected during the same cycle.
3. N/A for X18 configuration.
7
6.42
5313 tbl 09
相关PDF资料
PDF描述
PM105SB-270M-RC INDUCTOR POWER 27UH SHIELD SMD
ESM43DTBH-S189 CONN EDGECARD 86POS R/A .156 SLD
356-030-526-101 CARDEDGE 30POS .156 BLACK
IDT71T75602S133PFI IC SRAM 18MBIT 133MHZ 100TQFP
RGZ-0515D CONV DC/DC 2W 05VIN +/-15VOUT
相关代理商/技术参数
参数描述
AD7706BNZ 功能描述:IC ADC 16BIT 3CHAN 16DIP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率(每秒):20M 数据接口:并联 转换器数目:2 功率耗散(最大):155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP(7x7) 包装:Digi-Reel® 输入数目和类型:4 个单端,单极;2 个差分,单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6
AD7706BNZ1 制造商:AD 制造商全称:Analog Devices 功能描述:3 V/5 V, 1 mW, 2-/3-Channel, 16-Bit, Sigma-Delta ADCs
AD7706BR 功能描述:IC ADC 16BIT 3CH 16-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率(每秒):300k 数据接口:并联 转换器数目:1 功率耗散(最大):75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC(0.295",7.50mm 宽) 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端,单极;1 个单端,双极
AD7706BR-REEL 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 500sps 16-bit Serial 16-Pin SOIC W T/R
AD7706BR-REEL7 功能描述:IC ADC 16BIT 3CH 16-SOIC T/R RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率(每秒):45k 数据接口:串行 转换器数目:2 功率耗散(最大):315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端,单极