参数资料
| 型号： | AD7710AQ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 8/32页 |
| 文件大小： | 0K |
| 描述： | IC ADC 24BIT DIFF INP 24-CDIP |
| 标准包装： | 15 |
| 位数： | 24 |
| 采样率（每秒）： | 1.03k |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 45mW |
| 电压电源： | 模拟和数字，双 ± |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 通孔 |
| 封装/外壳： | 24-CDIP（0.300"，7.62mm） |
| 供应商设备封装： | 24-CDIP |
| 包装： | 管件 |
| 输入数目和类型： | 2 个差分，单极；2 个差分，双极 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
REV. G
–16–
AD7710
Bipolar/Unipolar Inputs
The two analog inputs on the AD7710 can accept either unipo-
lar or bipolar input voltage ranges. Bipolar or unipolar options
are chosen by programming the B/U bit of the control register.
This programs both channels for either type of operation.
Programming the part for either unipolar or bipolar operation
does not change any of the input signal conditioning; it sim-
ply changes the data output coding, using binary for unipolar
inputs and offset binary for bipolar inputs.
The input channels are differential and, as a result, the voltage
to which the unipolar and bipolar signals are referenced is the
voltage on the AIN(–) input. For example, if AIN(–) is 1.25 V
and the AD7710 is configured for unipolar operation with a
gain of 1 and a VREF of 2.5 V, the input voltage range on the
AIN(+) input is 1.25 V to 3.75 V. If AIN(–) is 1.25 V and
the AD7710 is configured for bipolar mode with a gain of 1
and a VREF of 2.5 V, the analog input range on the AIN(+)
input is –1.25 V to +3.75 V.
REFERENCE INPUT/OUTPUT
The AD7710 contains a temperature compensated 2.5 V refer-
ence which has an initial tolerance of
±1%. This reference volt-
age is provided at the REF OUT pin, and it can be used as the
reference voltage for the part by connecting the REF OUT pin
to the REF IN(+) pin. This REF OUT pin is a single-ended
output, referenced to AGND, which is capable of providing up
to 1 mA to an external load. In applications where REF OUT is
connected to REF IN(+), REF IN(–) should be tied to AGND
to provide the nominal 2.5 V reference for the AD7710.
The reference inputs of the AD7710, REF IN(+) and REF IN(–)
provide a differential reference input capability. The common-
mode range for these differential inputs is from VSS to AVDD.
The nominal differential voltage, VREF (REF IN(+) – REF IN(–)),
is 2.5 V for specified operation, but the reference voltage can go
to 5 V with no degradation in performance if the absolute value
of REF IN(+) and REF IN(–) does not exceed its AVDD and
VSS limits, and the VBIAS input voltage range limits are obeyed.
The part is also functional with VREF voltage down to 1 V but
with degraded performance because the output noise will, in
terms of LSB size, be larger. REF IN(+) must always be greater
than REF IN(–) for correct operation of the AD7710.
Both reference inputs provide a high impedance, dynamic load
similar to the analog inputs. The maximum dc input leakage cur-
rent is 10 pA (
±1 nA over temperature), and source resistance may
result in gain errors on the part. The reference inputs look like the
analog input (see Figure 7). In this case, RINT is 5 k
typ and C
INT
varies with gain. The input sample rate is fCLK IN/256 and does not
vary with gain. For gains of 1 to 8, CINT is 20 pF; for a gain of 16,
it is 10 pF; for a gain of 32, it is 5 pF; for a gain of 64, it is 2.5 pF;
and for a gain of 128, it is 1.25 pF.
The digital filter of the AD7710 removes noise from the reference
input just as it does with the analog input, and the same limita-
tions apply regarding lack of noise rejection at integer multiples
of the sampling frequency. The output noise performance
outlined in Tables I and II assumes a clean reference. If the
reference noise in the bandwidth of interest is excessive, it can
degrade the performance of the AD7710. Using the on-chip
reference as the reference source for the part (that is, connecting
REF OUT to REF IN) results in degraded output noise perfor-
mance from the AD7710 for portions of the noise table that are
dominated by the device noise. The on-chip reference noise
effect is eliminated in ratiometric applications where the refer-
ence is used to provide the excitation voltage for the analog
front end. The connection scheme, shown in Figure 8, is recom-
mended when using the on-chip reference. Recommended refer-
ence voltage sources for the AD7710 include the AD580 and
AD680 2.5 V references.
REF OUT
REF IN (+)
AD7710
REF IN (–)
Figure 8. REF OUT/REF IN Connection
VBIAS Input
The VBIAS input determines at what voltage the internal analog
circuitry is biased. It essentially provides the return path for
analog currents flowing in the modulator and, as such, it should
be driven from a low impedance point to minimize errors.
For maximum internal headroom, the VBIAS voltage should be
set halfway between AVDD and VSS. The difference between
AVDD and (VBIAS + 0.85
× V
REF) determines the amount of
headroom the circuit has at the upper end, while the difference
between VSS and (VBIAS – 0.85
× VREF) determines the amount
of headroom the circuit has at the lower end. When choosing a
VBIAS voltage, ensure that it stays within prescribed limits. For
single 5 V operation, the selected VBIAS voltage must ensure that
VBIAS
± 0.85 × V
REF does not exceed AVDD or VSS or that the
VBIAS voltage itself is greater than VSS + 2.1 V and less than
AVDD – 2.1 V. For single 10 V operation or dual
±5 V opera-
tion, the selected VBIAS voltage must ensure that VBIAS
± 0.85 ×
VREF does not exceed AVDD or VSS, or that the VBIAS voltage
itself is greater than VSS + 3 V or less than AVDD –3 V. For
example, with AVDD = 4.75 V, VSS = 0 V, and VREF = 2.5 V, the
allowable range for the VBIAS voltage is 2.125 V to 2.625 V.
With AVDD = 9.5 V, VSS = 0 V, and VREF = 5 V, the range for
VBIAS is 4.25 V to 5.25 V. With AVDD = +4.75 V, VSS = –4.75 V,
and VREF = +2.5 V, the VBIAS range is –2.625 V to +2.625 V.
The VBIAS voltage does have an effect on the AVDD power supply
rejection performance of the AD7710. If the VBIAS voltage tracks
the AVDD supply, it improves the power supply rejection from
the AVDD supply line from 80 dB to 95 dB. Using an external
Zener diode, connected between the AVDD line and VBIAS, as the
source for the VBIAS voltage gives the improvement in AVDD
power supply rejection performance.
相关PDF资料 |
PDF描述 |
|---|---|
| AD7711AAR | IC ADC 24BIT RTD I SOURCE 24SOIC |
| AD7711AN | IC ADC 24BIT RTD I SOURCE 24-DIP |
| AD7712AR | IC ADC SIGNAL COND LC2MOS 24SOIC |
| AD7713AN | IC ADC 24BIT SIGMA-DELTA 24-DIP |
| AD7714ARS-3 | IC ADC 24BIT SIGMA-DELTA 28SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7710AR | 功能描述:IC ADC 24BIT DIFF INP 24-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD7710AR-REEL | 功能描述:IC ADC 24BIT DIFF INP 24-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD7710AR-REEL7 | 功能描述:IC ADC 24BIT DIFF INP 24-SOIC RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD7710ARZ | 功能描述:IC ADC 24BIT DIFF INP 24-SOIC RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率（每秒）:1M 数据接口:串行，SPI? 转换器数目:1 功率耗散（最大）:- 电压电源:模拟和数字 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-VQFN 裸露焊盘（4x4） 包装:Digi-Reel® 输入数目和类型:8 个单端，单极 产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6 |
| AD7710ARZ | 制造商:Analog Devices 功能描述:IC ADC 24BIT 1.02KSPS SOIC-24 |
发布紧急采购，3分钟左右您将得到回复。