参数资料
| 型号： | AD7762BSVZ-REEL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 7/29页 |
| 文件大小： | 0K |
| 描述： | IC ADC 24BIT 625KSPS 64TQFP |
| 标准包装： | 1,500 |
| 位数： | 24 |
| 采样率（每秒）： | 625k |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 958mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-TQFP 裸露焊盘 |
| 供应商设备封装： | 64-TQFP-EP（10x10） |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 1 个差分，单极；1 个差分，双极 |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
AD7762
Data Sheet
Rev. A | Page 14 of 28
AD7762 INTERFACE
READING DATA
The AD7762 uses a 16-bit bidirectional parallel interface. This
interface is controlled by the RD/WR and CS pins.
When a new conversion result is available, an active low pulse is
output on the DRDY pin. To read a conversion result from the
AD7762, two 16-bit read operations are performed. The DRDY
pulse indicates that a new conversion result is available. Both
RD/WR and CS go low to perform the first read operation.
Shortly after both these lines go low, the data bus becomes
active and the 16 most significant bits (MSBs) of the conversion
result are output. The RD/WR and CS lines must return high
for a full ICLK period before the second read is performed. This
second read contains the 8 least significant bits (LSBs) of the
conversion result along with 6 status bits. These status bits are
shown in Table 7. Descriptions of the other status bits are in
Table 7. Status Bits During Data Read
D7
D0
DValid
Ovr
UFilt
LPwr
FiltOk
DLOk
0
Shortly after RD/WR and CS return high, the data bus returns
to a high impedance state. Both read operations must be
completed before a new conversion result is available because
the new result overwrites the contents on the output register.
If a DRDY pulse occurs during a read operation, the data read
is invalid.
SHARING THE PARALLEL BUS
By its nature, the high accuracy of the AD7762 makes it
sensitive to external noise sources. These include digital activity
on the parallel bus. For this reason, it is recommended that the
AD7762 data lines are isolated from the system data bus by
means of a latch or buffer to ensure that there is no digital
activity on the D0 to D15 pins that is not controlled by the
properly distributed common MCLK signal exist in a system,
these parts can share a common bus without being isolated
from each other. This bus can then be isolated from the system
bus by a single latch or buffer.
WRITING TO THE AD7762
While the AD7762 is configured to convert analog signals with
the default settings on reset, there are many features and
parameters on this part that the user can change by writing to
the device. Because some of the programmable registers are
16 bits wide, two write operations are required to program a
register. The first write contains the register address while the
second write contains the register data. An exception is when a
user filter is being downloaded to the AD7762. This is
described in detail in the Downloading a User-Defined Filter
section. The AD7762 Registers section contains the register
addresses and more details.
line is held high while the CS line is brought low for a minimum
of 4 ICLK periods. The register address is latched during this
period. The CS line is brought high again for a minimum of
4 ICLK periods before the register data is put onto the data bus.
If a read operation occurs between the writing of the register
address and the register data, the register address is cleared and
the next write must be the register address again. This also
provides a method to get back to a known situation if the user
forgets whether the next write is an address or data.
Generally, the AD7762 is written to and configured on power-
up and very infrequently, if at all, after that. Following any write
operation, the full group delay of the filter must pass before
valid data is output from the AD7762.
READING STATUS AND OTHER REGISTERS
The AD7762 features a number of programmable registers. To
read back the contents of these registers or the status register, the
user must first write to the control register of the device, setting
a bit corresponding to the register to be read. The next read
operation outputs the contents of the selected register instead
of a conversion result. The AD7762 Registers section provides
more information on the relevant bits in the control register.
相关PDF资料 |
PDF描述 |
|---|---|
| AD7763BSVZ | IC ADC 24BIT SRL 625KSPS 64TQFP |
| AD7764BRUZ-REEL7 | IC ADC 24BIT S/D 312KSPS 28TSSOP |
| AD7765BRUZ-REEL7 | IC ADC 24BIT S/D 156KSPS 28TSSOP |
| AD7766BRUZ-RL7 | IC ADC 24BIT 128KSPS SAR 16TSSOP |
| AD7767BRUZ-RL7 | ADC 24BIT 15MW 128KSPS 16TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7763 | 制造商:AD 制造商全称:Analog Devices 功能描述:24-Bit, 8.5 mW, 109 dB, 128/64/32 kSPS ADCs |
| AD7763BCP | 制造商:Analog Devices 功能描述:2.5MSPS 18/20 BIT SIGMA DELTA ADC - Bulk |
| AD7763BCPZ | 制造商:Analog Devices 功能描述:2.5MSPS 18/20 BIT SIGMA DELTA ADC - Bulk |
| AD7763BSVZ | 功能描述:IC ADC 24BIT SRL 625KSPS 64TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD7763BSVZ-REEL | 功能描述:IC ADC 24BIT S/D 625KSPS 64-TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
发布紧急采购，3分钟左右您将得到回复。