参数资料
型号: AD7763BSVZ
厂商: Analog Devices Inc
文件页数: 13/33页
文件大小: 0K
描述: IC ADC 24BIT SRL 625KSPS 64TQFP
标准包装: 1
位数: 24
采样率(每秒): 625k
数据接口: 串行,SPI?
转换器数目: 1
功率耗散(最大): 955.5mW
电压电源: 模拟和数字
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 64-TQFP 裸露焊盘
供应商设备封装: 64-TQFP-EP(10x10)
包装: 托盘
输入数目和类型: 1 个差分,单极;1 个差分,双极
Data Sheet
AD7763
Rev. B | Page 19 of 32
CLOCKING THE AD7763
The AD7763 requires an external, low jitter clock source. This
signal is applied to the MCLK pin, and the MCLKGND pin is
used to sense the ground from the clock source. An internal
clock signal (ICLK) is derived from the MCLK input signal.
The ICLK controls the internal operations of the AD7763. The
maximum ICLK frequency is 20 MHz, but due to an internal
clock divider, a range of MCLK frequencies can be used. There
are two ways to generate the ICLK:
ICLK = MCLK (CDIV = 1)
ICLK = MCLK/2 (CDIV = 0)
This option is pin selectable (Pin 58). On power-up, the default
is ICLK = MCLK/2 to ensure that the part can handle the maxi-
mum MCLK frequency of 40 MHz. For output data rates equal to
those used in audio systems, a 12.288 MHz ICLK frequency can
be used. As shown in Table 6, output data rates of 192 kHz, 96 kHz,
and 48 kHz are achievable with this ICLK frequency. As mentioned
previously, this ICLK frequency can be derived from different
MCLK frequencies.
The MCLK jitter requirements depend on a number of factors
and are determined by
20
)
dB
(
)
(
10
2
SNR
IN
rms
j
f
OSR
t
×
π
×
=
Where:
OSR = oversampling ratio =
ODR
fICLK .
fIN = maximum input frequency.
SNR(dB) = target SNR.
EXAMPLE 1
This example is taken from Table 6, where:
ODR = 625 kHz.
fICLK = 20 MHz.
fIN (maximum) = 250 kHz.
SNR = 108 dB.
ps
6
.
3
10
250
2
32
6
3
)
(
=
×
=
π
rms
j
t
This is the maximum allowable clock jitter for a full-scale,
250 kHz input tone with the given ICLK and output data rate.
EXAMPLE 2
Following is a second example from Table 6, where:
ODR = 48 kHz.
fICLK = 12.288 MHz.
fIN (maximum) = 19.2 kHz.
SNR = 120 dB.
ps
133
10
2
.
19
2
256
6
3
)
(
=
×
π
×
=
rms
j
t
The input amplitude also has an effect on these jitter figures.
If, for example, the input level is 3 dB below full scale, the allowable
jitter is increased by a factor of √2, increasing the first example
to 2.53 ps rms. This happens when the maximum slew rate is
decreased by a reduction in amplitude. Figure 29 and Figure 30
illustrate this point, showing the maximum slew rate of a sine
wave of the same frequency but with different amplitudes.
1.0
–1.0
05476-
014
0.5
0
–0.5
Figure 29. Maximum Slew Rate of Sine Wave with Amplitude of 2 V p-p
1.0
–1.0
05476-
015
0.5
0
–0.5
Figure 30. Maximum Slew Rate of Same Frequency Sine Wave
with Amplitude of 1 V p-p
相关PDF资料
PDF描述
AD7764BRUZ-REEL7 IC ADC 24BIT S/D 312KSPS 28TSSOP
AD7765BRUZ-REEL7 IC ADC 24BIT S/D 156KSPS 28TSSOP
AD7766BRUZ-RL7 IC ADC 24BIT 128KSPS SAR 16TSSOP
AD7767BRUZ-RL7 ADC 24BIT 15MW 128KSPS 16TSSOP
AD7776ARZ IC ADC 10BIT 1CHAN HS 24SOIC
相关代理商/技术参数
参数描述
AD7763BSVZ-REEL 功能描述:IC ADC 24BIT S/D 625KSPS 64-TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率(每秒):300k 数据接口:并联 转换器数目:1 功率耗散(最大):75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC(0.295",7.50mm 宽) 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端,单极;1 个单端,双极
AD7764 制造商:AD 制造商全称:Analog Devices 功能描述:24-Bit, 8.5 mW, 109 dB, 128/64/32 kSPS ADCs
AD7764_07 制造商:AD 制造商全称:Analog Devices 功能描述:24-Bit, 312 kSPS, 109 dB ヒ-ツ ADC with On-Chip Buffers and Serial Interface
AD7764BRUZ 功能描述:IC ADC 24BIT S/D 312KSPS 28TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率(每秒):1M 数据接口:串行,SPI? 转换器数目:1 功率耗散(最大):- 电压电源:模拟和数字 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-VQFN 裸露焊盘(4x4) 包装:Digi-Reel® 输入数目和类型:8 个单端,单极 产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6
AD7764BRUZ-REEL7 功能描述:IC ADC 24BIT S/D 312KSPS 28TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率(每秒):300k 数据接口:并联 转换器数目:1 功率耗散(最大):75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC(0.295",7.50mm 宽) 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端,单极;1 个单端,双极