- 您现在的位置：买卖IC网 > PDF目录10276 > AD7866ARUZ-REEL (Analog Devices Inc)IC ADC 12BIT 2CHAN DUAL 20TSSOP PDF资料下载
参数资料
| 型号： | AD7866ARUZ-REEL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 8/24页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 2CHAN DUAL 20TSSOP |
| 标准包装： | 2,500 |
| 位数： | 12 |
| 采样率（每秒）： | 1M |
| 数据接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 24mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 20-TSSOP |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 4 个单端，单极 |
| 配用： | EVAL-AD7866CBZ-ND - BOARD EVALUATION AD7866 |
REV. A
–16–
AD7866
terminated, and DOUTA and DOUTB will go back into three-
state. If
CS is brought high before the second SCLK falling
edge, the part will remain in normal mode and will not power
down. This will avoid accidental power-down due to glitches on
the
CS line.
To exit this mode of operation and power up the AD7866 again,
a dummy conversion is performed. On the falling edge of
CS,
the device will begin to power up, and will continue to power up
as long as
CS is held low until after the falling edge of the tenth
SCLK. In the case of an external reference, the device will be
fully powered up once 16 SCLKs have elapsed, and valid data
will result from the next conversion, as shown in Figure 18. If
CS is brought high before the second falling edge of SCLK, the
AD7866 will again go into partial power-down. This avoids
accidental power-up due to glitches on the
CS line; although the
device may begin to power up on the falling edge of
CS, it will
power down again on the rising edge of
CS. If the AD7866 is
already in partial power-down mode and
CS is brought high
between the second and tenth falling edges of SCLK, the device
will enter full power-down mode. For more information on the
power-up times associated with partial power-down in various
configurations, see the Power-Up Times section.
Full Power-Down Mode
This mode is intended for use in applications where throughput
rates slower than those in the partial power-down mode are required,
as power-up from a full power-down takes substantially longer
than that from partial power-down. This mode is more suited to
applications where a series of conversions performed at a rela-
tively high throughput rate would be followed by a long period
of inactivity and thus power-down. When the AD7866 is in full
power-down, all analog circuitry is powered down. Full power-
down is entered in a similar way as partial power-down, except
the timing sequence shown in Figure 17 must be executed twice.
The conversion process must be interrupted in a similar fashion
by bringing
CS high anywhere after the second falling edge of
SCLK and before the tenth falling edge of SCLK. The device
will enter partial power-down at this point. To reach full
power-down, the next conversion cycle must be interrupted in
the same way, as shown in Figure 19. Once
CS has been
brought high in this window of SCLKs, the part will power
down completely.
Note that it is not necessary to complete the 16 SCLKs once
CS has been brought high to enter a power-down mode.
To exit full power-down and power the AD7866 up again, a
dummy conversion is performed, as when powering up from
partial power-down. On the falling edge of
CS, the device will
begin to power up and will continue to power up as long as
CS
is held low until after the falling edge of the tenth SCLK. The
power-up time required must elapse before a conversion can be
initiated, as shown in Figure 20. See the Power-Up Times sec-
tion for the power-up times associated with the AD7866.
POWER-UP TIMES
The AD7866 has two power-down modes, partial power-down
and full power-down, which are described in detail in the Modes
of Operation section. This section deals with the power-up time
required when coming out of either of these modes. It should be
noted that the power-up times quoted apply with the recommended
capacitors on the VREF, DCAPA, and DCAPB pins in place.
To power up from full power-down, approximately 4 ms should
be allowed from the falling edge of
CS, shown in Figure 20 as
tPOWER UP. Powering up from partial power-down requires much
less time. If the internal reference is being used, the power-up
time is typically 4
s; but if an external reference is being used,
the power-up time is typically 1
s. This means that with any
frequency of SCLK up to 20 MHz, one dummy cycle will always
be sufficient to allow the device to power up from partial power-
down when using an external reference (see Figure 18). Once
the dummy cycle is complete, the ADC will be fully powered up
and the input signal will be acquired properly. A dummy cycle
may well be sufficient to power up the part when using an internal
reference also, provided the SCLK is slow enough to allow the
required power-up time to elapse before a valid conversion is
requested. In addition, it should be ensured that the quiet time,
tQUIET, has still been allowed from the point where the bus goes
back into three-state after the dummy conversion to the next
falling edge of
CS. Alternatively, instead of slowing the SCLK to
make the dummy cycle long enough, the
CS high time could
just be extended to include the required power-up time (as in
Figure 20) when powering up from full power-down.
Different power-up time is needed when coming out of partial
power-down for two cases where an internal or external refer-
ence is being used, primarily because of the on-chip reference
buffers. They power down in partial power-down mode and must
be powered up again if the internal reference is being used,
but they do not need to be powered up again if an external
reference is being used. The time needed to power up these
buffers is not just their own power-up time but also the time
required to charge up the decoupling capacitors present on pins
VREF, DCAPA, and DCAPB.
It should also be noted that during power-up from partial
power-down, the track-and-hold, which was in hold mode while
the part was powered down, returns to track mode after the first
SCLK edge the part receives after the falling edge of
CS. This is
shown as point A in Figure 18.
When power supplies are first applied to the AD7866, the ADC
may power up in either of the power-down modes or the normal
mode. Because of this, it is best to allow a dummy cycle to elapse
to ensure that the part is fully powered up before attempting a
valid conversion. Likewise, if the part is to be kept in the partial
power-down mode immediately after the supplies are applied,
two dummy cycles must be initiated. The first dummy cycle must
hold
CS low until after the tenth SCLK falling edge (see Figure 16);
in the second cycle,
CS must be brought high before the tenth
SCLK edge but after the second SCLK falling edge (see Figure 17).
Alternatively, if the part is to be placed in full power-down
mode when the supplies have been applied, three dummy cycles
must be initiated. The first dummy cycle must hold
CS low
until after the tenth SCLK falling edge (see Figure 16); the sec-
ond and third dummy cycles place the part in full power-down
(see Figure 19). See also the Modes of Operation section.
Once supplies are applied to the AD7866, enough time must be
allowed for any external reference to power up and charge any
reference capacitor to its final value, or enough time must be
allowed for the internal reference buffer to charge the various
reference buffer decoupling capacitors to their final values.
相关PDF资料 |
PDF描述 |
|---|---|
| V24B3V3H150B2 | CONVERTER MOD DC/DC 3.3V 150W |
| D38999/26FJ19PALC | CONN HSG PLUG 19POS STRGHT PINS |
| MS27467T9F6S | CONN PLUG 6POS STRAIGHT W/SCKT |
| D38999/20KC98PNLC | CONN HSG RCPT 10POS WALL MT PINS |
| CS5532-ASZR | IC ADC 24BIT 2CH W/LNA 20-SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD7866ARUZ-REEL7 | 功能描述:IC ADC 12BIT 2CHAN DUAL 20TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD7866BRU | 功能描述:IC ADC 12BIT 2CH DUAL 20-TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD7866BRU-REEL | 制造商:Analog Devices 功能描述:ADC Dual SAR 1Msps 12-bit Serial 20-Pin TSSOP T/R |
| AD7866BRU-REEL7 | 功能描述:IC ADC 12BIT 2CH DUAL 20TSSOP RoHS:否 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD7866BRUZ | 功能描述:IC ADC 12BIT 2CH DUAL 20-TSSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:microPOWER™ 位数:8 采样率（每秒）:1M 数据接口:串行，SPI? 转换器数目:1 功率耗散（最大）:- 电压电源:模拟和数字 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:24-VFQFN 裸露焊盘 供应商设备封装:24-VQFN 裸露焊盘（4x4） 包装:Digi-Reel® 输入数目和类型:8 个单端，单极 产品目录页面:892 (CN2011-ZH PDF) 其它名称:296-25851-6 |
发布紧急采购，3分钟左右您将得到回复。