- 您现在的位置：买卖IC网 > PDF目录294844 > AD7946 (Analog Devices, Inc.) 14-Bit, 500 kSPS PulSAR⑩ ADC in MSOP/QFN PDF资料下载
参数资料
| 型号： | AD7946 |
| 厂商： | Analog Devices, Inc. |
| 英文描述： | 14-Bit, 500 kSPS PulSAR⑩ ADC in MSOP/QFN |
| 中文描述： | 14位，500 kSPS的PulSAR系列⑩模数转换器，采用MSOP / QFN封装 |
| 文件页数： | 14/27页 |
| 文件大小： | 301K |
| 代理商： | AD7946 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页
Preliminary Technical Data
AD7946
Rev Pr D | Page 21 of 27
CS Mode 4-Wire with BUSY Indicator
This mode is usually used when a single AD7946 is connected
to an SPI compatible digital host, which has an interrupt input,
and it is desired to keep CNV, which is used to sample the
analog input, independent of the signal used to select the data
reading. This requirement is particularly important in
applications where low jitter on CNV is desired.
The connection diagram is shown in Figure 35 and the
corresponding timing is given in Figure 36.
With SDI high, a rising edge on CNV initiates a conversion,
selects the CS mode, and forces SDO to high impedance. In this
mode, CNV must be held high during the conversion phase and
the subsequent data readback (if SDI and CNV are low, SDO is
driven low). Prior to the minimum conversion time, SDI could
be used to select other SPI devices, such as analog multiplexers,
but SDI must be returned low before the minimum conversion
time and held low until the maximum conversion time to
guarantee the generation of the BUSY signal indicator. When
the conversion is complete, SDO goes from high impedance to
low. With a pull-up on the SDO line, this transition can be used
as an interrupt signal to initiate the data readback controlled by
the digital host. The AD7946 then enters the acquisition phase
and powers down. The data bits are then clocked out, MSB first,
by subsequent SCK driving edges. The data is valid on both
SCK edges. Although the rising edge can be used to capture the
data, a digital host also using the SCK falling edge will allow a
faster reading rate provided it has an acceptable hold time. After
the optional 15th SCK falling edge, or SDI going high,
whichever is earlier, the SDO returns to high impedance.
CNV
SCK
SDO
SDI
DATA IN
IRQ
CLK
CONVERT
CS1
VIO
DIGITAL HOST
AD7946
47k
Figure 35. CS Mode 4-Wire with BUSY Indicator Connection Diagram
04656-P
rC-014
SDO
D13
D12
D1
D0
tDIS
SCK
1
2
3
13
14
15
tSCK
tSCKL
tSCKH
tHSDO
tDSDO
tEN
CONVERSION
ACQUISITION
tCONV
tCYC
tACQ
ACQUISITION
SDI
CNV
tSSDICNV
tHSDICNV
Figure 36. CS Mode 4-Wire with BUSY Indicator Serial Interface Timing
相关PDF资料 |
PDF描述 |
|---|---|
| AD8138-EVAL | Low Distortion Differential ADC Driver |
| AD8138AR | Low Distortion Differential ADC Driver |
| AD8139ACP-REEL | Low Noise Rail-to-Rail Differential ADC Driver |
| AD8139ACP-REEL7 | Low Noise Rail-to-Rail Differential ADC Driver |
| AD8139ACPZ-REEL7 | Low Noise Rail-to-Rail Differential ADC Driver |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD79461 | 制造商:AD 制造商全称:Analog Devices 功能描述:18-Bit, 2 MSPS PulSAR 15 mW ADC in LFCSP (QFN) |
| AD7946BCP | 制造商:Analog Devices 功能描述:ADC SGL SAR 500KSPS 14BIT SERL 10LFCSP EP - Bulk |
| AD7946BCPRL7 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 500 kSPS PulSAR⑩ ADC in MSOP/QFN |
| AD7946BCPWP | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 500 kSPS PulSAR⑩ ADC in MSOP/QFN |
| AD7946BCPZRL | 功能描述:IC ADC 14BIT 500KSPS 10-LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:PulSAR® 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
发布紧急采购，3分钟左右您将得到回复。