- 您现在的位置：买卖IC网 > PDF目录294844 > AD7946 (Analog Devices, Inc.) 14-Bit, 500 kSPS PulSAR⑩ ADC in MSOP/QFN PDF资料下载
参数资料
| 型号： | AD7946 |
| 厂商： | Analog Devices, Inc. |
| 英文描述： | 14-Bit, 500 kSPS PulSAR⑩ ADC in MSOP/QFN |
| 中文描述： | 14位，500 kSPS的PulSAR系列⑩模数转换器，采用MSOP / QFN封装 |
| 文件页数： | 16/27页 |
| 文件大小： | 301K |
| 代理商： | AD7946 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页
Preliminary Technical Data
AD7946
Rev Pr D | Page 23 of 27
Chain Mode with BUSY Indicator
This mode can also be used to daisy chain multiple AD7946s on
a 3-wire serial interface while providing a BUSY indicator. This
feature is useful for reducing component count and wiring
connections, e.g., in isolated multiconverter applications or for
systems with a limited interfacing capacity. Data readback is
analogous to clocking a shift register.
A connection diagram example using three AD7946s is shown
in Figure 39 and the corresponding timing is given in Figure 40.
When SDI and CNV are low, SDO is driven low. With SCK
high, a rising edge on CNV initiates a conversion, selects the
chain mode, and enables the BUSY indicator feature. In this
mode, CNV is held high during the conversion phase and the
subsequent data readback. When all ADCs in the chain have
completed their conversions, the nearend ADC ( ADC C in
Figure 39) SDO will be driven high. This transition on SDO can
be used as a BUSY indicator to trigger the data readback
controlled by the digital host. The AD7946 then enters the
acquisition phase and powers down. The data bits stored in the
internal shift register are then clocked out, MSB first, by
subsequent SCK falling edges. For each ADC, SDI feeds the
input of the internal shift register and is clocked by the SCK
falling edge. Each ADC in the chain outputs its data MSB first,
and 14 × N + 1 clocks are required to readback the N ADCs.
Although the rising edge can be used to capture the data, a
digital host also using the SCK falling edge will allow a faster
reading rate and, consequently more AD7946s in the chain,
provided the digital host has an acceptable hold time. For
instance, with a 5 ns digital host set-up time and 3 V interface,
up to five AD7946s running at a conversion rate of 333 kSPS
can be daisy-chained to a single 3-wire port.
CNV
SCK
SDO
SDI
CLK
CONVERT
DATA IN
IRQ
DIGITAL HOST
AD7946
C
CNV
SCK
SDO
SDI
AD7946
B
CNV
SCK
SDO
SDI
AD7946
A
Figure 39. Chain Mode with BUSY Indicator Connection Diagram
04656-P
rC-018
SDOA = SDIB
DA13 DA12 DA11
SCK
12
3
35
41
42
tEN
CONVERSION
ACQUISITION
tCONV
tCYC
tACQ
ACQUISITION
CNV = SDIA
DA1
413
tSCK
tSCKH
tSCKL
DA0
15
31
13
SDOB = SDIC
DB13 DB12 DB11
DA1
DB1DB0DA13 DA12
43
tSSDISCK
tHSDISC
tHSDO
tDSDO
SDOC
DC13 DC12 DC11
DA1DA0
DC1DC0DA12
17
27
28
16
29
DB1DB0DA13
DB13 DB12
tDSDOSDI
tSSCKCNV
tHSCKCNV
DA0
Figure 40. Chain Mode with BUSY Indicator Serial Interface Timing
相关PDF资料 |
PDF描述 |
|---|---|
| AD8138-EVAL | Low Distortion Differential ADC Driver |
| AD8138AR | Low Distortion Differential ADC Driver |
| AD8139ACP-REEL | Low Noise Rail-to-Rail Differential ADC Driver |
| AD8139ACP-REEL7 | Low Noise Rail-to-Rail Differential ADC Driver |
| AD8139ACPZ-REEL7 | Low Noise Rail-to-Rail Differential ADC Driver |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD79461 | 制造商:AD 制造商全称:Analog Devices 功能描述:18-Bit, 2 MSPS PulSAR 15 mW ADC in LFCSP (QFN) |
| AD7946BCP | 制造商:Analog Devices 功能描述:ADC SGL SAR 500KSPS 14BIT SERL 10LFCSP EP - Bulk |
| AD7946BCPRL7 | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 500 kSPS PulSAR⑩ ADC in MSOP/QFN |
| AD7946BCPWP | 制造商:AD 制造商全称:Analog Devices 功能描述:14-Bit, 500 kSPS PulSAR⑩ ADC in MSOP/QFN |
| AD7946BCPZRL | 功能描述:IC ADC 14BIT 500KSPS 10-LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:PulSAR® 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
发布紧急采购，3分钟左右您将得到回复。