- 您现在的位置：买卖IC网 > PDF目录10212 > AD7952BSTZRL (Analog Devices Inc)IC ADC 14BIT DIFF 1MSPS 48-LQFP PDF资料下载
参数资料
| 型号： | AD7952BSTZRL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 2/32页 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT DIFF 1MSPS 48-LQFP |
| 标准包装： | 2,000 |
| 系列： | PulSAR® |
| 位数： | 14 |
| 采样率（每秒）： | 1M |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 260mW |
| 电压电源： | 模拟和数字，双 ± |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-LQFP |
| 供应商设备封装： | 48-LQFP（7x7） |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 1 个差分，双极 |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
AD7952
Data Sheet
Rev. A | Page 10 of 32
Pin No.
Mnemonic
Type1
Description
23
D8 or
DO
In parallel mode, this output is used as Bit 8 of the parallel port data output bus.
SYNC
Serial Data Frame Synchronization. In serial master mode (SER/PAR = high, EXT/INT= low), this
output is used as a digital output frame synchronization for use with the internal data clock.
When a read sequence is initiated and INVSYNC = low, SYNC is driven high and remains high while
the SDOUT output is valid.
When a read sequence is initiated and INVSYNC = high, SYNC is driven low and remains low while
the SDOUT output is valid.
24
D9 or
DO
In parallel mode, this output is used as Bit 9 of the parallel port data output bus.
RDERROR
Serial Data Read Error. In serial slave mode (SER/PAR = high, EXT/INT = high), this output is used as
an incomplete data read error flag. If a data read is started and not completed when the current
conversion is completed, the current data is lost and RDERROR is pulsed high.
25
D10 or
DI/O
In parallel mode, this output is used as Bit 10 of the parallel port data output bus.
HW/SW
Serial Configuration Hardware/Software Select. In serial mode, this input is used to configure
the AD7952 by hardware or software. See the Hardware Configuration section and Software
Configuration section.
When HW/SW = low, the AD7952 is configured through software using the serial configuration register.
When HW/SW = high, the AD7952 is configured through dedicated hardware input pins.
26
D11 or
DI/O
In parallel mode, this output is used as Bit 11 of the parallel port data output bus.
SCIN
Serial Configuration Data Input. In serial software configuration mode (SER/PAR = high, HW/SW = low),
this input is used to serially write in, MSB first, the configuration data into the serial configuration
register. The data on this input is latched with SCCLK. See the Software Configuration section.
27
D12 or
DI/O
In parallel mode, this output is used as Bit 12 of the parallel port data output bus.
SCCLK
Serial Configuration Clock. In serial software configuration mode (SER/PAR = high, HW/SW = low), this
input is used to clock in the data on SCIN. The active edge where the data SCIN is updated depends
on the logic state of the INVSCLK pin. See the Software Configuration section.
28
D13 or
DI/O
In parallel mode, this output is used as Bit 13 of the parallel port data output bus.
SCCS
Serial Configuration Chip Select. In serial software configuration mode (SER/PAR = high, HW/SW = low),
this input enables the serial configuration port. See the Software Configuration section.
29
BUSY
DO
Busy Output. Transitions high when a conversion is started and remains high until the conversion
is completed and the data is latched into the on-chip shift register. The falling edge of BUSY can be
used as a data-ready clock signal. Note that in master read after convert mode (SER/PAR = high,
EXT/INT = low, RDC = low), the busy time changes according to Table 4.
30
TEN
DI2
Input Range Select. Used in conjunction with BIPOLAR per the following.
Input Range (V)
BIPOLAR
TEN
0 to 5
Low
0 to 10
Low
High
±5
High
Low
±10
High
31
RD
DI
Read Data. When CS and RD are both low, the interface parallel or serial output bus is enabled.
32
CS
DI
Chip Select. When CS and RD are both low, the interface parallel or serial output bus is enabled. CS
is also used to gate the external clock in slave serial mode (not used for serial configurable port).
33
RESET
DI
Reset Input. When high, reset the AD7952. Current conversion, if any, is aborted. The falling edge of
RESET resets the data outputs to all zeros (with OB/2C = high) and clears the configuration register.
See the Digital Interface section. If not used, this pin can be tied to OGND.
34
PD
DI2
Power-Down Input. When PD = high, powers down the ADC. Power consumption is reduced and
conversions are inhibited after the current one is completed. The digital interface remains active
during power-down.
35
CNVST
DI
Conversion Start. A falling edge on CNVST puts the internal sample-and-hold into the hold state and
initiates a conversion.
36
BIPOLAR
DI2
Input Range Select. See description for Pin 30.
相关PDF资料 |
PDF描述 |
|---|---|
| LTC2280CUP#TRPBF | IC ADC DUAL 10BIT 105MSPS 64-QFN |
| SP3084EEN-L/TR | IC TXRX RS485/RS422 ESD 8NSOIC |
| AD7357BRUZ-RL | IC ADC 14BITDUAL 4.MSPS 16TSSOP |
| SP3083EEN-L/TR | IC TXRX RS485/RS422 ESD 14NSOIC |
| SP3081EEN-L/TR | IC TXRX RS485/RS422 ESD 8NSOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD795AH | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Voltage-Feedback Operational Amplifier |
| AD795BH | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Voltage-Feedback Operational Amplifier |
| AD795JN | 制造商:Analog Devices 功能描述:Operational Amplifier, Single AMP, Bipolar/JFET, 8 Pin, Plastic, DIP |
| AD795JR | 功能描述:IC OPAMP JFET 1.6MHZ LN 8SOIC RoHS:否 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:2,500 系列:Excalibur™ 放大器类型:J-FET 电路数:1 输出类型:- 转换速率:45 V/µs 增益带宽积:10MHz -3db带宽:- 电流 - 输入偏压:20pA 电压 - 输入偏移:490µV 电流 - 电源:1.7mA 电流 - 输出 / 通道:48mA 电压 - 电源，单路/双路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOIC 包装:带卷 (TR) |
| AD795JR-REEL | 功能描述:IC OPAMP JFET 1.6MHZ LN 8SOIC RoHS:否 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:50 系列:- 放大器类型:J-FET 电路数:2 输出类型:- 转换速率:13 V/µs 增益带宽积:3MHz -3db带宽:- 电流 - 输入偏压:65pA 电压 - 输入偏移:3000µV 电流 - 电源:1.4mA 电流 - 输出 / 通道:- 电压 - 电源，单路/双路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作温度:-40°C ~ 85°C 安装类型:通孔 封装/外壳:8-DIP（0.300"，7.62mm） 供应商设备封装:8-PDIP 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。