- 您现在的位置：买卖IC网 > PDF目录6065 > AD8555ACPZ-REEL7 (Analog Devices Inc)IC AMP CHOPPER 2MHZ 10MA 16LFCSP PDF资料下载
参数资料
| 型号： | AD8555ACPZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 11/28页 |
| 文件大小： | 0K |
| 描述： | IC AMP CHOPPER 2MHZ 10MA 16LFCSP |
| 标准包装： | 1 |
| 系列： | DigiTrim® |
| 放大器类型： | 断路器（零漂移） |
| 电路数： | 1 |
| 转换速率： | 1.2 V/µs |
| 增益带宽积： | 2MHz |
| 电流 - 输入偏压： | 16nA |
| 电压 - 输入偏移： | 2µV |
| 电流 - 电源： | 2mA |
| 电流 - 输出 / 通道： | 10mA |
| 电压 - 电源，单路/双路(±)： | 2.7 V ~ 5.5 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-VQFN 裸露焊盘，CSP |
| 供应商设备封装： | 16-LFCSP-VQ |
| 包装： | 标准包装 |
| 产品目录页面： | 771 (CN2011-ZH PDF) |
| 其它名称： | AD8555ACPZ-REEL7DKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
AD8555
Rev. A | Page 19 of 28
OPEN WIRE FAULT DETECTION
The inputs to A1 and A2, VNEG and VPOS, each have a com-
parator to detect whether VNEG or VPOS exceeds a threshold
voltage, nominally VDD 1.1 V. If (VNEG > VDD 1.1 V) or
(VPOS > VDD 1.1 V), VOUT is clamped to VSS. The output
current limit circuit is disabled in this mode, but the maximum
sink current is approximately 50 mA when VDD = 5 V. The
inputs to A1 and A2, VNEG and VPOS, are also pulled up to
VDD by currents IP1 and IP2. These are both nominally 18 nA
and matched to within 5 nA. If the inputs to A1 or A2 are acci-
dentally left floating, e.g., an open wire fault, IP1 and IP2 pull
them to VDD, which would cause VOUT to swing to VSS, al-
lowing this fault to be detected. It is not possible to disable IP1
and IP2, nor the clamping of VOUT to VSS, when VNEG or
VPOS approaches VDD.
SHORTED WIRE FAULT DETECTION
The AD8555 provides fault detection, in the case where VPOS,
VNEG, or VCLAMP shorts to VDD and VSS. Figure 50 shows
the voltage regions at VPOS, VNEG, and VCLAMP that trigger
an error condition. When an error condition occurs, the VOUT
pin is shorted to VSS. Table 8 lists the voltage levels shown in
VPOS
VNEG
VSS
VINL
VINH
VDD
VSS
VCLL
VDD
VCLAMP
VSS
VINL
VINH
VDD
ERROR
NORMAL
ERROR
NORMAL
ERROR
NORMAL
04598-0-002
Figure 50. Voltage Regions at VPOS, VNEG, and VCLAMP
That Trigger a Fault Condition
Table 8. Typical VINL, VINH, and VCLL Values (VDD = 5 V)
Voltage
Typical Min
Typical Max
Purpose
VINH
3.9 V
4.2 V
Short to VDD
Fault Detection
VINL
0.195 V
0.55 V
Short to VSS
Fault Detection
VCLL
1 V
1.2 V
Short to VSS
Fault Detection
FLOATING VPOS, VNEG, OR VCLAMP FAULT
DETECTION
A floating fault condition at the VPOS, VNEG, or VCLAMP
pins is detected by using a low current to pull a floating input
into an error voltage range, which is defined in the previous
section. In this way, the VOUT pin is shorted to VSS when a
floating input is detected. Table 9 lists the currents used.
Table 9. Floating Fault Detection at VPOS, VNEG, and
VCLAMP
Pin
Typical Current
Goal of Current
VPOS
16 nA pull-up
Pull VPOS above VINH
VNEG
16 nA pull-up
Pull VNEG above VINH
VCLAMP
0.2 μA pull-down
Pull VCLAMP below VCLL
DEVICE PROGRAMMING
Digital Interface
The digital interface allows the first stage gain, second stage
gain, and output offset to be adjusted and allows desired values
for these parameters to be permanently stored by selectively
blowing polysilicon fuses. To minimize pin count and board
space, a single-wire digital interface is used. The digital input
pin, DIGIN, has hysteresis to minimize the possibility of inad-
vertent triggering with slow signals. It also has a pull-down
current sink to allow it to be left floating when programming is
not being performed. The pull-down ensures inactive status of
the digital input by forcing a dc low voltage on DIGIN.
A short pulse at DIGIN from low to high and back to low again,
e.g., between 50 ns and 10 μs long, loads a 0 into a shift register.
A long pulse at DIGIN, e.g., 50 μs or longer, loads a 1 into the
shift register. The time between pulses should be at least 10 μs.
Assuming VSS = 0 V, voltages at DIGIN between VSS and 0.2 ×
VDD are recognized as a low, and voltages at DIGIN between
0.8 × VDD and VDD are recognized as a high. A timing dia-
gram example showing the waveform for entering code 010011
into the shift register is shown in Figure 51.
相关PDF资料 |
PDF描述 |
|---|---|
| TSW-109-08-G-S-RA | CONN HEADER 9POS .100 SGL R/A AU |
| AWH30A-0202-T-R | CONN HEADER 30POS RT ANG GOLD |
| TSW-122-07-T-S | CONN HEADER 22POS .100" SNGL TIN |
| AWH40G-0202-T-R | CONN HEADER 40POS VERT GOLD |
| TSW-122-06-T-S | CONN HEADER 22POS .100" SNGL TIN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD8555ACPZ-REEL71 | 制造商:AD 制造商全称:Analog Devices 功能描述:Zero-Drift, Digitally Programmable Sensor Signal Amplifier |
| AD8555AR | 制造商:Analog Devices 功能描述:SP Amp Current Sense Amp Single R-R I/O 5.5V 8-Pin SOIC N Tube 制造商:Analog Devices 功能描述:2.7V to 5.5V 1 2MHz vAv 8SOIC Bulk 制造商:Analog Devices 功能描述:AMP Z-DRIFT PROG GAIN 8555 SOIC8 |
| AD8555AR-EVAL | 制造商:Analog Devices 功能描述:Evaluation Board For Zero-Drift, Digitally Programmable Sensor Signal Amplifier |
| AD8555AR-REEL | 制造商:Analog Devices 功能描述:SP Amp Current Sense Amp Single R-R I/O 5.5V 8-Pin SOIC N T/R |
| AD8555AR-REEL7 | 制造商:Analog Devices 功能描述:SP Amp Current Sense Amp Single R-R I/O 5.5V 8-Pin SOIC N T/R |
发布紧急采购，3分钟左右您将得到回复。