- 您现在的位置：买卖IC网 > PDF目录10531 > AD9219ABCPZ-40 (Analog Devices Inc)IC ADC 10BIT SRL 40MSPS 64LFCSP PDF资料下载
参数资料
| 型号： | AD9219ABCPZ-40 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 18/56页 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT SRL 40MSPS 64LFCSP |
| 标准包装： | 1 |
| 位数： | 10 |
| 采样率（每秒）： | 40M |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 4 |
| 功率耗散（最大）： | 313mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 48-LFCSP-VQ（7x7） |
| 包装： | 托盘 |
| 输入数目和类型： | 8 个单端，单极；4 个差分，单极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
Data Sheet
AD9219
Rev. E | Page 25 of 56
By asserting the PDWN pin high, the AD9219 is placed into
power-down mode. In this state, the ADC typically dissipates
3 mW. During power-down, the LVDS output drivers are placed
into a high impedance state. If any of the SPI features are changed
before the power-down feature is enabled, the chip continues to
function after PDWN is pulled low without requiring a reset. The
AD9219 returns to normal operating mode when the PDWN pin
is pulled low. This pin is both 1.8 V and 3.3 V tolerant.
In power-down mode, low power dissipation is achieved by
shutting down the reference, reference buffer, PLL, and biasing
networks. The decoupling capacitors on REFT and REFB are
discharged when entering power-down mode and must be
recharged when returning to normal operation. As a result, the
wake-up time is related to the time spent in the power-down
mode: shorter cycles result in proportionally shorter wake-up
times. With the recommended 0.1 μF and 2.2 μF decoupling
capacitors on REFT and REFB, approximately 1 sec is required
to fully discharge the reference buffer decoupling capacitors and
approximately 375 μs is required to restore full operation.
There are several other power-down options available when
using the SPI. The user can individually power down each
channel or put the entire device into standby mode. The latter
option allows the user to keep the internal PLL powered when
fast wake-up times (~600 ns) are required. See the Memory
Map section for more details on using these features.
Digital Outputs and Timing
The AD9219 differential outputs conform to the ANSI-644 LVDS
standard on default power-up. This can be changed to a low power,
reduced signal option (similar to the IEEE 1596.3 standard) via the
SDIO/ODM pin or SPI. The LVDS standard can further reduce the
overall power dissipation of the device by approximately 15 mW.
section for more information. The LVDS driver current is derived
on-chip and sets the output current at each output equal to a
nominal 3.5 mA. A 100 Ω differential termination resistor placed at
the LVDS receiver inputs results in a nominal 350 mV swing at
the receiver.
The AD9219 LVDS outputs facilitate interfacing with LVDS
receivers in custom ASICs and FPGAs for superior switching
performance in noisy environments. Single point-to-point net
topologies are recommended with a 100 Ω termination resistor
placed as close to the receiver as possible. If there is no far-end
receiver termination or there is poor differential trace routing,
timing errors may result. To avoid such timing errors, it is
recommended that the trace length be less than 24 inches and
that the differential output traces be close together and at equal
lengths. An example of the FCO and data stream with proper
trace length and position is shown in Figure 60.
05
72
6-
0
77
CH1 500mV/DIV = DCO
CH2 500mV/DIV = DATA
CH3 500mV/DIV = FCO
2.5ns/DIV
Figure 60. LVDS Output Timing Example in ANSI-644 Mode (Default)
An example of the LVDS output using the ANSI-644 standard
(default) data eye and a time interval error (TIE) jitter histogram
with trace lengths less than 24 inches on standard FR-4 material is
shown in Figure 61. Figure 62 shows an example of trace lengths
exceeding 24 inches on standard FR-4 material. Notice that the
TIE jitter histogram reflects the decrease of the data eye opening
as the edge deviates from the ideal position. It is the user’s respon-
sibility to determine if the waveforms meet the timing budget of
the design when the trace lengths exceed 24 inches. Additional SPI
options allow the user to further increase the internal termination
(increasing the current) of all four outputs in order to drive longer
trace lengths (see Figure 63). Even though this produces sharper
rise and fall times on the data edges and is less prone to bit errors,
the power dissipation of the DRVDD supply increases when this
option is used. In addition, notice in Figure 63 that the histogram
is improved compared with that shown in Figure 62. See the
Memory Map section for more details.
相关PDF资料 |
PDF描述 |
|---|---|
| MS3101A12S-3S | CONN RCPT 2POS FREE HNG W/SCKT |
| AD7686CRMZ | IC ADC 16BIT 500KSPS 10MSOP |
| VI-J41-MW-F2 | CONVERTER MOD DC/DC 12V 100W |
| AD7864ASZ-2 | IC ADC 12BIT PAR 520K 4CH 44MQFP |
| PT06A-14-15S | CONN PLUG 15POS W/SOCKETS SOLDER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9219ABCPZ-65 | 功能描述:IC ADC 10BIT SRL 65MSPS 64LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD9219ABCPZRL7-40 | 功能描述:IC ADC 10BIT SRL 40MSPS 64LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD9219ABCPZRL7-65 | 功能描述:IC ADC 10BIT SRL 65MSPS 64LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:12 采样率（每秒）:300k 数据接口:并联 转换器数目:1 功率耗散（最大）:75mW 电压电源:单电源 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC 包装:带卷 (TR) 输入数目和类型:1 个单端，单极；1 个单端，双极 |
| AD9219BCPZ-40 | 制造商:Analog Devices 功能描述:ADC Quad Pipelined 40Msps 10-bit Serial 48-Pin LFCSP EP 制造商:Analog Devices 功能描述:IC 10BIT ADC QUAD 40MSPS LFCSP48 |
| AD9219BCPZ-65 | 制造商:Analog Devices 功能描述:ADC Quad Pipelined 65Msps 10-bit Serial 48-Pin LFCSP EP 制造商:Analog Devices 功能描述:IC 10BIT ADC QUAD 65MSPS LFCSP48 |
发布紧急采购，3分钟左右您将得到回复。