参数资料
型号: AD9551BCPZ
厂商: ANALOG DEVICES INC
元件分类: 时钟产生/分配
英文描述: 900 MHz, OTHER CLOCK GENERATOR, QCC40
封装: 6 X 6 MM, ROHS COMPLIANT, MO-220VJJD-2, LFCSP-40
文件页数: 20/40页
文件大小: 792K
代理商: AD9551BCPZ
AD9551
Rev. B | Page 27 of 40
By default, a read request reads the register value that is currently
in use by the AD9551. However, setting Register 0x04[0] = 1
causes the buffered registers to be read instead. The buffered
registers are the ones that take effect during the next I/O update.
0
78
05
-01
5
CO
NT
RO
L
RE
G
IS
T
E
R
S
AD9551
CORE
REGISTER
UPDATE
EXECUTE AN
INPUT/OUTPUT
UPDATE
RE
G
IS
T
E
R
BUF
F
E
RS
SERIAL
CONTROL
PORT
14
15
SCLK
SDIO
13
CS
Figure 25. Relationship Between the Serial Control Port Register Buffers and
the Control Registers
The AD9551 uses Register 0x00 to Register 0x34. Although the
AD9551 serial control port allows both 8-bit and 16-bit instruc-
tions, the 8-bit instruction mode provides access to five address
bits (Address Bits[A4:A0]) only, which restricts its use to Address
Space 0x00 to Address Space 0x01. The AD9551 defaults to 16-bit
instruction mode on power-up, and the 8-bit instruction mode is
not supported.
INSTRUCTION WORD (16 BITS)
The MSB of the instruction word (see Table 20) is R/W, which
indicates whether the instruction is a read or a write. The next
two bits, W1 and W0, are the transfer length in bytes. The final
13 bits are the address bits (Address Bits[A12:A0]) at which the
read or write operation is to begin.
For a write, the instruction word is followed by the number of
bytes of data indicated Bits[W1:W0], which is interpreted
according to Table 19.
Address Bits[A12:A0] select the address within the register map
that is written to or read from during the data transfer portion
of the communication cycle. The AD9551 uses all of the 13-bit
address space. For multibyte transfers, this address is the starting
byte address.
MSB/LSB FIRST TRANSFERS
The AD9551 instruction word and byte data can be MSB first or
LSB first. The default for the AD9551 is MSB first. The LSB first
mode can be set by writing a 1 to Register 0x00[6] and requires
that an I/O update be executed. Immediately after the LSB first
bit is set, all serial control port operations are changed to LSB
first order.
When MSB first mode is active, the instruction and data bytes
must be written from MSB to LSB. Multibyte data transfers in
MSB first format start with an instruction byte that includes the
register address of the most significant data byte. Subsequent
data bytes must follow in order from high address to low address.
In MSB first mode, the serial control port internal address gen-
erator decrements for each data byte of the multibyte transfer cycle.
When LSB first = 1 (LSB first), the instruction and data bytes must
be written from LSB to MSB. Multibyte data transfers in LSB first
format start with an instruction byte that includes the register
address of the least significant data byte followed by multiple data
bytes. The serial control port internal byte address generator
increments for each data byte of the multibyte transfer cycle.
The AD9551 serial control port register address decrements from
the register address just written toward 0x00 for multibyte I/O
operations if the MSB first mode is active (default). If the LSB
first mode is active, the serial control port register address
increments from the address just written toward 0x34 for
multibyte I/O operations.
Unused addresses are not skipped during multibyte I/O operations.
The user should write the default value to a reserved register and
should write only zeros to unmapped registers. Note that it is more
efficient to issue a new write command than to write the default
value to more than two consecutive reserved (or unmapped)
registers.
Table 20. Serial Control Port, 16-Bit Instruction Word, MSB First
MSB
LSB
I15
I14
I13
I12
I11
I10
I9
I8
I7
I6
I5
I4
I3
I2
I1
I0
R/W
W1
W0
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
Table 21. Definition of Terms Used in Serial Control Port Timing Diagrams
Parameter
Description
tCLK
Period of SCLK
tDV
Read data valid time (time from falling edge of SCLK to valid data on SDIO)
tDS
Setup time between data and rising edge of SCLK
tDH
Hold time between data and rising edge of SCLK
tS
Setup time between CS and SCLK
tH
Hold time between CS and SCLK
tHIGH
Minimum period that SCLK should be in a logic high state
tLOW
Minimum period that SCLK should be in a logic low state
相关PDF资料
PDF描述
AD9643BCPZ-170 2-CH 14-BIT FLASH METHOD ADC, PARALLEL ACCESS, QCC64
AD9643BCPZ-210 2-CH 14-BIT FLASH METHOD ADC, PARALLEL ACCESS, QCC64
AD9643BCPZ-250 2-CH 14-BIT FLASH METHOD ADC, PARALLEL ACCESS, QCC64
AD9643BCPZRL7-210 2-CH 14-BIT FLASH METHOD ADC, PARALLEL ACCESS, QCC64
AD9753ASTZRL PARALLEL, WORD INPUT LOADING, 0.011 us SETTLING TIME, 12-BIT DAC, PQFP48
相关代理商/技术参数
参数描述
AD9551BCPZ-REEL7 功能描述:IC CLOCK GEN TRANSLATOR 40LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS,LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP(7x7) 包装:带卷 (TR)
AD9552 制造商:AD 制造商全称:Analog Devices 功能描述:Oscillator Frequency Upconverter
AD9552/PCBZ 功能描述:BOARD EVALUATION FOR AD9552 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理,热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板,CD,电源
AD9552BCPZ 功能描述:IC PLL CLOCK GEN LP 32LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 频率合成器 PLL:是 输入:晶体 输出:时钟 电路数:1 比率 - 输入:输出:1:1 差分 - 输入:输出:无/无 频率 - 最大:1GHz 除法器/乘法器:是/无 电源电压:4.5 V ~ 5.5 V 工作温度:-20°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-LSSOP(0.175",4.40mm 宽) 供应商设备封装:16-SSOP 包装:带卷 (TR) 其它名称:NJW1504V-TE1-NDNJW1504V-TE1TR
AD9552BCPZ 制造商:Analog Devices 功能描述:IC PLL CLOCK GENERATOR 112.5MHZ LFCSP-32