- 您现在的位置：买卖IC网 > PDF目录165343 > AD9551BCPZ (ANALOG DEVICES INC) 900 MHz, OTHER CLOCK GENERATOR, QCC40 PDF资料下载
参数资料
| 型号： | AD9551BCPZ |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 900 MHz, OTHER CLOCK GENERATOR, QCC40 |
| 封装： | 6 X 6 MM, ROHS COMPLIANT, MO-220VJJD-2, LFCSP-40 |
| 文件页数： | 26/40页 |
| 文件大小： | 792K |
| 代理商： | AD9551BCPZ |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
AD9551
Rev. B | Page 32 of 40
REGISTER MAP DESCRIPTIONS
Control bit functions are active high, and register address values are always hexadecimal, unless otherwise noted.
Serial Port Control (Register 0x00 to Register 0x05)
Table 23.
Address
Bit
Bit Name
Description
0x00
7
Unused
Forced to Logic 0 internally, which enables 3-wire mode only.
6
LSB first
Bit order for SPI port.
0 = most significant bit and byte first (default).
1 = least significant bit and byte first.
5
Soft reset
Software initiated reset (register values set to default). This is an autoclearing bit.
4
Unused
Forced to Logic 1 internally, which enables 16-bit mode (the only mode supported by
the device).
[3:0]
Unused
Mirrored version of the contents of Register 0x00[7:4] (that is, Bits[3:0] = Bits[7:4]).
0x04
[7:1]
Unused
Unused.
0
Readback control
For buffered registers, serial port readback reads from actual (active) registers instead of
from the buffer.
0 = reads values currently applied to the internal logic of the device (default).
1 = reads buffered values that take effect on next assertion of I/O update.
0x05
[7:1]
Unused
Unused.
0
I/O update
Writing a 1 to this bit transfers the data in the serial I/O buffer registers to the internal
control registers of the device. This is an autoclearing bit.
Output PLL PFD and Charge Pump Control (Register 0x0A to Register 0x0D)
Table 24.
Address
Bit
Bit Name
Description
0x0A
[7:0]
Output PLL PFD and charge
pump current control
These bits set the magnitude of the output PLL charge pump current. The granularity
is ~3.5 μA with a full-scale magnitude of ~900 μA. Register 0x0A is ineffective unless
Register 0x0B[7] = 1. Default is 0x80, or ~448 μA.
0x0B
7
Enable SPI control of charge
pump current
Controls functionality of Register 0x0A.
0 = the device automatically controls the charge pump current (default).
1 = charge pump current defined by Register 0x0A.
6
Enable SPI control of
antibacklash period
Controls functionality of Register 0x0D[7:6].
0 = the device automatically controls the antibacklash period (default).
1 = antibacklash period defined by Register 0x0D[7:6].
[5:4]
CP mode
Controls the mode of the output PLL charge pump.
00 = tristate.
01 = pump up.
10 = pump down.
11 = normal (default).
3
Enable CP mode control
Controls functionality Bits[5:4] (CP mode).
0 = the device automatically controls the charge pump mode (default).
1 = charge pump mode is defined by Bits[5:4].
2
PFD feedback input edge control
Selects the polarity of the active edge of the output PLL’s feedback input.
0 = positive edge (default).
1 = negative edge.
1
PFD reference input edge control
Selects the polarity of the active edge of the output PLL’s reference input.
0 = positive edge (default).
1 = negative edge.
0
Force VCO to midpoint frequency
Selects VCO control voltage functionality.
0 = normal VCO operation (default).
1 = force VCO control voltage to midscale.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9643BCPZ-170 | 2-CH 14-BIT FLASH METHOD ADC, PARALLEL ACCESS, QCC64 |
| AD9643BCPZ-210 | 2-CH 14-BIT FLASH METHOD ADC, PARALLEL ACCESS, QCC64 |
| AD9643BCPZ-250 | 2-CH 14-BIT FLASH METHOD ADC, PARALLEL ACCESS, QCC64 |
| AD9643BCPZRL7-210 | 2-CH 14-BIT FLASH METHOD ADC, PARALLEL ACCESS, QCC64 |
| AD9753ASTZRL | PARALLEL, WORD INPUT LOADING, 0.011 us SETTLING TIME, 12-BIT DAC, PQFP48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9551BCPZ-REEL7 | 功能描述:IC CLOCK GEN TRANSLATOR 40LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS，LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP（7x7） 包装:带卷 (TR) |
| AD9552 | 制造商:AD 制造商全称:Analog Devices 功能描述:Oscillator Frequency Upconverter |
| AD9552/PCBZ | 功能描述:BOARD EVALUATION FOR AD9552 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理，热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板，CD，电源 |
| AD9552BCPZ | 功能描述:IC PLL CLOCK GEN LP 32LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 频率合成器 PLL:是 输入:晶体 输出:时钟 电路数:1 比率 - 输入:输出:1:1 差分 - 输入:输出:无/无 频率 - 最大:1GHz 除法器/乘法器:是/无 电源电压:4.5 V ~ 5.5 V 工作温度:-20°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-LSSOP（0.175"，4.40mm 宽） 供应商设备封装:16-SSOP 包装:带卷 (TR) 其它名称:NJW1504V-TE1-NDNJW1504V-TE1TR |
| AD9552BCPZ | 制造商:Analog Devices 功能描述:IC PLL CLOCK GENERATOR 112.5MHZ LFCSP-32 |
发布紧急采购，3分钟左右您将得到回复。