- 您现在的位置：买卖IC网 > PDF目录10322 > AD9609BCPZRL7-20 (Analog Devices Inc)IC ADC 10BIT SPI/SRL 20M 32LFCSP PDF资料下载
参数资料
| 型号： | AD9609BCPZRL7-20 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 15/32页 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT SPI/SRL 20M 32LFCSP |
| 标准包装： | 1,500 |
| 位数： | 10 |
| 采样率（每秒）： | 20M |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 52mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 32-LFCSP-VQ |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 2 个单端，单极；1 个差分，单极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
AD9609
Rev. 0 | Page 22 of 32
POWER DISSIPATION AND STANDBY MODE
As shown in Figure 53, the analog core power dissipated by the
AD9609 is proportional to its sample rate. The digital power
dissipation of the CMOS outputs are determined primarily by
the strength of the digital drivers and the load on each output bit.
The maximum DRVDD current (IDRVDD) can be calculated as
IDRVDD = VDRVDD × CLOAD × fCLK × N
where N is the number of output bits (22, in the case of the
AD9609).
This maximum current occurs when every output bit switches
on every clock cycle, that is, a full-scale square wave at the Nyquist
frequency of fCLK/2. In practice, the DRVDD current is estab-
lished by the average number of output bits switching, which
is determined by the sample rate and the characteristics of the
analog input signal.
Reducing the capacitive load presented to the output drivers can
minimize digital power consumption. The data in Figure 53 was
taken using the same operating conditions as those used for the
Typical Performance Characteristics, with a 5 pF load on each
output driver.
85
75
65
55
45
80
70
60
50
40
35
10
20
30
40
50
60
70
80
CLOCK RATE (MSPS)
ANAL
O
G
CO
R
E
P
O
W
E
R
(
m
W
)
08
54
1-
05
1
AD9609-20
AD9609-80
AD9609-65
AD9609-40
Figure 53. AD9609 Analog Core Power vs. Clock Rate
In SPI mode, the AD9609 can be placed in power-down mode
directly via the SPI port, or by using the programmable external
MODE pin. In non-SPI mode, power-down is achieved by assert-
ing the PDWN pin high. In this state, the ADC typically dissipates
500 μW. During power-down, the output drivers are placed in a
high impedance state. Asserting PDWN low (or the MODE pin
in SPI mode) returns the AD9609 to its normal operating mode.
Note that PDWN is referenced to the digital output driver
supply (DRVDD) and should not exceed that supply voltage.
Low power dissipation in power-down mode is achieved by
shutting down the reference, reference buffer, biasing networks,
and clock. Internal capacitors are discharged when entering power-
down mode and then must be recharged when returning to normal
operation. As a result, wake-up time is related to the time spent
in power-down mode, and shorter power-down cycles result in
proportionally shorter wake-up times.
When using the SPI port interface, the user can place the ADC
in power-down mode or standby mode. Standby mode allows
the user to keep the internal reference circuitry powered when
faster wake-up times are required. See the Memory Map section
for more details.
DIGITAL OUTPUTS
The AD9609 output drivers can be configured to interface with
1.8 V to 3.3 V CMOS logic families. Output data can also be
multiplexed onto a single output bus to reduce the total number
of traces required.
The CMOS output drivers are sized to provide sufficient output
current to drive a wide variety of logic families. However, large
drive currents tend to cause current glitches on the supplies and
may affect converter performance.
Applications requiring the ADC to drive large capacitive loads
or large fanouts may require external buffers or latches.
The output data format can be selected to be either offset binary
or twos complement by setting the SCLK/DFS pin when operating
in the external pin mode (see Table 12).
As detailed in the AN-877 Application Note, Interfacing to High
Speed ADCs via SPI, the data format can be selected for offset
binary, twos complement, or gray code when using the SPI control.
Table 12. SCLK/DFS and SDIO/PDWN Mode Selection
(External Pin Mode)
Voltage at Pin
SCLK/DFS
SDIO/PDWN
AGND
Offset binary (default)
Normal operation
(default)
DRVDD
Twos complement
Outputs disabled
Digital Output Enable Function (OEB)
When using the SPI interface, the data outputs and DCO can be
independently three-stated by using the programmable external
MODE pin. The MODE pin (OEB) function is enabled via
Bits[6:5] of Register 0x08.
If the MODE pin is configured to operate in traditional OEB
mode, and the MODE pin is low, the output data drivers and
DCOs are enabled. If the MODE pin is high, the output data
drivers and DCOs are placed in a high impedance state. This
OEB function is not intended for rapid access to the data bus.
Note the MODE pin is referenced to the digital output driver
supply (DRVDD) and should not exceed that supply voltage.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B7K-MW-S | CONVERTER MOD DC/DC 40V 100W |
| VE-23P-IU-S | CONVERTER MOD DC/DC 13.8V 200W |
| VE-264-IU-S | CONVERTER MOD DC/DC 48V 200W |
| VE-B3H-IX-B1 | CONVERTER MOD DC/DC 52V 75W |
| D38999/24JD18PNLC | CONN HSG RCPT 18POS JAM NUT PINS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9609BCPZRL7-40 | 功能描述:IC ADC 10BIT SPI/SRL 40M 32LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD9609BCPZRL7-65 | 功能描述:IC ADC 10BIT SPI/SRL 65M 32LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD9609BCPZRL7-80 | 功能描述:IC ADC 10BIT SRL/SPI 80M 32LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1,000 系列:- 位数:16 采样率（每秒）:45k 数据接口:串行 转换器数目:2 功率耗散（最大）:315mW 电压电源:模拟和数字 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商设备封装:28-SOIC W 包装:带卷 (TR) 输入数目和类型:2 个单端，单极 |
| AD9609XCPZ-40 | 功能描述:IC ADC 10BIT SPI/SRL 40M 制造商:analog devices inc. 系列:* 零件状态:上次购买时间 标准包装:1 |
| AD9609XCPZ-80 | 功能描述:IC ADC 10BIT SRL/SPI 80M 制造商:analog devices inc. 系列:* 零件状态:上次购买时间 标准包装:1 |
发布紧急采购，3分钟左右您将得到回复。