参数资料
型号: AD9629BCPZRL7-65
厂商: Analog Devices Inc
文件页数: 18/32页
文件大小: 0K
描述: IC ADC 12BIT 65MSPS 32LFCSP
标准包装: 1,500
位数: 12
采样率(每秒): 65M
数据接口: 串行,SPI?
转换器数目: 1
功率耗散(最大): 86mW
电压电源: 模拟和数字
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 32-VFQFN 裸露焊盘,CSP
供应商设备封装: 32-LFCSP-VQ
包装: 带卷 (TR)
输入数目和类型: 2 个单端,单极;1 个差分,单极
AD9629
Rev. 0 | Page 25 of 32
HARDWARE INTERFACE
The pins described in Table 13 constitute the physical interface
between the programming device of the user and the serial
port of the AD9629. The SCLK pin and the CSB pin function
as inputs when using the SPI interface. The SDIO pin is
bidirectional, functioning as an input during write phases
and as an output during readback.
The SPI interface is flexible enough to be controlled by
either FPGAs or microcontrollers. One method for SPI
configuration is described in detail in the AN-812 Appli-
cation Note, Microcontroller-Based Serial Port Interface
(SPI) Boot Circuit.
The SPI port should not be active during periods when the full
dynamic performance of the converter is required. Because the
SCLK signal, the CSB signal, and the SDIO signal are typically
asynchronous to the ADC clock, noise from these signals can
degrade converter performance. If the on-board SPI bus is used for
other devices, it may be necessary to provide buffers between
this bus and the AD9629 to prevent these signals from transi-
tioning at the converter inputs during critical sampling periods.
SDIO/PDWN and SCLK/DFS serve a dual function when the
SPI interface is not being used. When the pins are strapped to
DRVDD or ground during device power-on, they are associated
with a specific function. The Digital Outputs section describes
the strappable functions supported on the AD9629.
CONFIGURATION WITHOUT THE SPI
In applications that do not interface to the SPI control registers,
the SDIO/PDWN pin, the SCLK/DFS pin serve as standalone
CMOS-compatible control pins. When the device is powered up, it
is assumed that the user intends to use the pins as static control
lines for the power-down and output data format feature control.
In this mode, connect the CSB chip select to DRVDD, which
disables the serial port interface.
Table 14. Mode Selection
Pin
External
Voltage
Configuration
SDIO/PDWN
DRVDD
Chip power-down mode
AGND (default)
Normal operation(default)
SCLK/DFS
DRVDD
Twos complement enabled
AGND (default)
Offset binary enabled
SPI ACCESSIBLE FEATURES
Table 15 provides a brief description of the general features that
are accessible via the SPI. These features are described in detail
in the AN-877 Application Note, Interfacing to High Speed ADCs
via SPI. The AD9629 part-specific features are described in
detail in Table 16.
Table 15. Features Accessible Using the SPI
Feature
Description
Modes
Allows the user to set either power-down mode or
standby mode
Offset Adjust
Allows the user to digitally adjust the converter
offset
Test Mode
Allows the user to set test modes to have known
data on output bits
Output Mode
Allows the user to set up outputs
Output Phase
Allows the user to set the output clock polarity
Output Delay
Allows the user to vary the DCO delay
相关PDF资料
PDF描述
AD7575AQ IC ADC 8BIT LC2MOS W/HOLD 18CDIP
LTC1282BCSW#TRPBF IC A/D CONV SAMPLING W/REF24SOIC
LTC1278-4ISW#TR IC ADC 12BIT SAMPL SHTDWN 24SOIC
MS27656T17B26SA CONN RCPT 26POS WALL MNT W/SCKT
MS27505E17B35S CONN RCPT 55POS BOX MNT W/SCKT
相关代理商/技术参数
参数描述
AD9629BCPZRL7-80 功能描述:IC ADC 12BIT 80MSPS 32LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率(每秒):83k 数据接口:串行,并联 转换器数目:1 功率耗散(最大):95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP(0.600",15.24mm) 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端,双极
AD9629XCPZ-40 功能描述:IC ADC 12BIT 40MSPS 制造商:analog devices inc. 系列:* 零件状态:上次购买时间 标准包装:1
AD9630 制造商:AD 制造商全称:Analog Devices 功能描述:Low Distortion 750 MHz Closed-Loop Buffer Amp
AD9630AN 制造商:AD 制造商全称:Analog Devices 功能描述:Low Distortion 750 MHz Closed-Loop Buffer Amp