参数资料
型号: AD9643BCPZ-250
厂商: ANALOG DEVICES INC
元件分类: ADC
英文描述: 2-CH 14-BIT FLASH METHOD ADC, PARALLEL ACCESS, QCC64
封装: 9 X 9 MM, ROHS COMPLIANT, MO-220VMMD-4, LFCSP-64
文件页数: 20/36页
文件大小: 1659K
代理商: AD9643BCPZ-250
AD9643
Rev. A | Page 27 of 36
DIGITAL OUTPUTS
The AD9643 output drivers can be configured for either ANSI
LVDS or reduced drive LVDS using a 1.8 V DRVDD supply.
As detailed in the AN-877 Application Note, Interfacing to High
Speed ADCs via SPI, the data format can be selected for offset
binary, twos complement, or gray code when using the SPI
control.
Digital Output Enable Function (OEB)
The AD9643 has a flexible three-state ability for the digital
output pins. The three-state mode is enabled using the OEB pin
or through the SPI interface. If the OEB pin is low, the output
data drivers are enabled. If the OEB pin is high, the output data
drivers are placed in a high impedance state. This OEB function
is not intended for rapid access to the data bus. Note that OEB
is referenced to the digital output driver supply (DRVDD) and
should not exceed that supply voltage.
When using the SPI interface, the data outputs of each channel
can be independently three-stated by using the output enable
bar bit (Bit 4) in Register 0x14. Because the output data is
interleaved, if only one of the two channels is disabled, the output
data of the remaining channel is repeated in both the rising and
falling output clock cycles.
Timing
The AD9643 provides latched data with a pipeline delay of 10 input
sample clock cycles. Data outputs are available one propagation
delay (tPD) after the rising edge of the clock signal.
The length of the output data lines and loads placed on them
should be minimized to reduce transients within the AD9643.
These transients can degrade converter dynamic performance.
The lowest typical conversion rate of the AD9643 is 40 MSPS. At
clock rates below 40 MSPS, dynamic performance may degrade.
Data Clock Output (DCO)
The AD9643 also provides data clock output (DCO) intended
for capturing the data in an external register. Figure 2 shows a
graphical timing diagram of the AD9643 output modes.
Table 11. Output Data Format
Input (V)
VIN+ VIN,
Input Span = 1.75 V p-p (V)
Offset Binary Output Mode
Twos Complement Mode (Default)
OR
VIN+ VIN
<–0.875
00 0000 0000 0000
10 0000 0000 0000
1
VIN+ VIN
–0.875
00 0000 0000 0000
10 0000 0000 0000
0
VIN+ VIN
0
10 0000 0000 0000
00 0000 0000 0000
0
VIN+ VIN
+0.875
11 1111 1111 1111
01 1111 1111 1111
0
VIN+ VIN
>+0.875
11 1111 1111 1111
01 1111 1111 1111
1
相关PDF资料
PDF描述
AD9643BCPZRL7-210 2-CH 14-BIT FLASH METHOD ADC, PARALLEL ACCESS, QCC64
AD9753ASTZRL PARALLEL, WORD INPUT LOADING, 0.011 us SETTLING TIME, 12-BIT DAC, PQFP48
ADA123AL7 FIBER OPTIC ADD/DROP MUX/DEMUX, LC/UPC CONNECTOR
ADA123AB1 FIBER OPTIC ADD/DROP MUX/DEMUX, FC/PC CONNECTOR
ADA123AB2 FIBER OPTIC ADD/DROP MUX/DEMUX, FC/APC CONNECTOR
相关代理商/技术参数
参数描述
AD9643BCPZRL7-170 功能描述:模数转换器 - ADC 14 Bit 170Msps Dual ADC RoHS:否 制造商:Analog Devices 通道数量: 结构: 转换速率: 分辨率: 输入类型: 信噪比: 接口类型: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体:
AD9643BCPZRL7-210 功能描述:模数转换器 - ADC 14 Bit 210Msps Dual ADC RoHS:否 制造商:Analog Devices 通道数量: 结构: 转换速率: 分辨率: 输入类型: 信噪比: 接口类型: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体:
AD9643BCPZRL7-250 功能描述:模数转换器 - ADC 14 Bit 250Msps Dual ADC RoHS:否 制造商:Analog Devices 通道数量: 结构: 转换速率: 分辨率: 输入类型: 信噪比: 接口类型: 工作电源电压: 最大工作温度: 安装风格: 封装 / 箱体:
AD9644-155KITZ 功能描述:KIT EVAL FOR AD9644 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
AD9644-80KITZ 功能描述:BOARD EVALUATION FOR AD9644 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件