参数资料
型号: AD9779BSVZ
厂商: Analog Devices Inc
文件页数: 27/56页
文件大小: 0K
描述: IC DAC 16BIT DUAL 1GSPS 100TQFP
产品培训模块: Data Converter Fundamentals
DAC Architectures
标准包装: 1
位数: 16
数据接口: 串行
转换器数目: 2
电压电源: 模拟和数字
功率耗散(最大): 300mW
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 100-TQFP 裸露焊盘
供应商设备封装: 100-TQFP-EP(14x14)
包装: 托盘
输出数目和类型: 4 电流,单极
采样率(每秒): 1G
AD9776/AD9778/AD9779
Rev. A | Page 33 of 56
10
–100
–4
4
–3
–2
–1
0123
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
fOUT (× Input Data Rate)
ATTE
NUATION
(dB)
05361-062
Figure 65. Interpolation/Modulation Combination of fDAC/8 Filter
10
–100
–4
4
–3
–2
–1
0
1
2
3
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
fOUT (× Input Data Rate)
AT
T
E
N
UAT
IO
N
(
d
B
)
05
36
1-
06
3
Figure 66. Interpolation/Modulation Combination of
2 fDAC/8 Filter in Shifted Mode
10
–100
–4
4
–3
–2
–1
0123
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
fOUT (× Input Data Rate)
ATTE
NUATION
(dB)
05361-064
Figure 67. Interpolation/Modulation Combination of
3 fDAC/8 Filter in Shifted Mode
Shifted mode filter responses allow the pass band to be centered
around ±0.5 fDATA, ±1.5 fDATA, ±2.5 fDATA, and ±3.5 fDATA. Switching
to the shifted mode response does not modulate the signal.
Instead, the pass band is simply shifted. For example, picture
the response shown in Figure 67 and assume the signal in-band
is a complex signal over the bandwidth 3.2 fDATA to 3.3 fDATA. If
the even mode filter response is then selected, the pass band
becomes centered at 3.5 fDATA. However, the signal remains at
the same place in the spectrum. The shifted mode capability
allows the filter pass band to be placed anywhere in the DAC
Nyquist bandwidth.
The AD9776/AD9778/AD9779 are dual DACs with internal
complex modulators built into the interpolating filter response.
In dual channel mode, the devices expect the real and the
imaginary components of a complex signal at Digital Input
Port 1 and Digital Input Port 2 (I and Q, respectively). The DAC
outputs then represent the real and imaginary components of
the input signal, modulated by the complex carrier fDAC/2,
fDAC/4, or fDAC/8.
With Register 2, Bit 6 set, the device accepts interleaved data on
Port 1 in the I, Q, I, Q . . . sequence. Note that in interleaved
mode, the channel data rate at the beginning of the I and the Q
data paths are now half the input data rate because of the inter-
leaving. The maximum input data rate is still subject to the
maximum specification of the device. This limits the synthesis
bandwidth available at the input in interleaved mode.
With Register 0x02, Bit 5 (real mode) set, the Q channel and the
internal I and Q digital modulation are turned off. The output
spectrum at the I DAC then represents the signal at Digital
Input Port 1, interpolated by 1×, 2×, 4×, or 8×.
The general recommendation is that if the desired signal is
within ±0.4 × fDATA, the odd filter mode should be used. Outside
of this, the even filter mode should be used. In any situation, the
total bandwidth of the signal should be less than 0.8 × fDATA.
相关PDF资料
PDF描述
AD9786BSVZRL IC DAC 16BIT INTERPOL/SP 80TQFP
AD9788BSVZRL IC DAC 16BIT 800MSPS 100TQFP
AD9806KSTZ IC CCD SIGNAL PROC 10BIT 48LQFP
AD9814JR IC CCD SIGNAL PROC 14BIT 28-SOIC
AD9823KRUZRL7 IC CDS FOR DGTL CAMERA 14-TSSOP
相关代理商/技术参数
参数描述
AD9779BSVZ1 制造商:AD 制造商全称:Analog Devices 功能描述:Dual 12-/14-/16-Bit, 1 GSPS, Digital-to-Analog Converters
AD9779BSVZRL 功能描述:IC DAC 16BIT DUAL 1GSPS 100TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散(最大):941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC(0.295",7.50mm 宽) 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压,单极 采样率(每秒):*
AD9779BSVZRL1 制造商:AD 制造商全称:Analog Devices 功能描述:Dual 12-/14-/16-Bit, 1 GSPS, Digital-to-Analog Converters
AD9779-EB 制造商:Analog Devices 功能描述:EVAL BOARD 16 BIT DUAL INTERPOLATION DAC - Bulk
AD9779-EBZ 制造商:Analog Devices 功能描述:DUAL 16B, 1.0 GSPS TXDAC - Bulk