参数资料
| 型号： | AD9779BSVZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 30/56页 |
| 文件大小： | 0K |
| 描述： | IC DAC 16BIT DUAL 1GSPS 100TQFP |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 标准包装： | 1 |
| 位数： | 16 |
| 数据接口： | 串行 |
| 转换器数目： | 2 |
| 电压电源： | 模拟和数字 |
| 功率耗散（最大）： | 300mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-TQFP 裸露焊盘 |
| 供应商设备封装： | 100-TQFP-EP（14x14） |
| 包装： | 托盘 |
| 输出数目和类型： | 4 电流，单极 |
| 采样率（每秒）： | 1G |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
AD9776/AD9778/AD9779
Rev. A | Page 36 of 56
LVDS_P_IN
CLK+
50
Ω
50
Ω
0.1
μF
0.1
μF
LVDS_N_IN
CLK–
VCM = 400mV
05361-068
Figure 71. LVDS REFCLK Drive Circuit
If a clean sine clock is available, it can be transformer-coupled
to REFCLK, as shown in Figure 71. Use of a CMOS or TTL
clock is also acceptable for lower sample rates. It can be routed
through a CMOS to LVDS translator, then ac-coupled, as
described in this section. Alternatively, it can be transformer-
coupled and clamped, as shown in Figure 72.
50
Ω
50
Ω
TTL OR CMOS
CLK INPUT
CLK+
CLK–
VCM = 400mV
BAV99ZXCT
HIGH SPEED
DUAL DIODE
0.1
μF
05361-069
Figure 72. TTL or CMOS REFCLK Drive Circuit
A simple bias network for generating VCM is shown in
Figure 73. It is important to use CVDD18 and CGND for the
clock bias circuit. Any noise or other signal that is coupled onto
the clock is multiplied by the DAC digital input signal and can
degrade DAC performance.
0.1
μF
1nF
VCM = 400mV
CVDD18
CGND
1k
Ω
287
Ω
05361-070
Figure 73. REFCLK VCM Generator Circuit
INTERNAL PLL CLOCK MULTIPLIER/CLOCK
DISTRIBUTION
The internal clock structure on the devices allows the user to
drive the differential clock inputs with a clock at 1× or an
integer multiple of the input data rate or at the DAC output
sample rate. An internal PLL provides input clock multiplication
and provides all the internal clocks required for the interpolation
filters and data synchronization.
The internal clock architecture is shown in Figure 74. The
reference clock is the differential clock at Pin 5 and Pin 6. This
clock input can be run differentially or singled-ended by
driving Pin 5 with a clock signal and biasing Pin 6 to the
midswing point of the signal at Pin 5. The clock architecture
can be run in the following configurations:
PLL Enabled (Register 0x09, Bit 7 = 1)
The PLL enable switch shown in Figure 74 is connected to the
junction of the N1 dividers (PLL VCO divide ratio) and N2
dividers (PLL loop divide ratio). Divider N3 determines the
interpolation rate of the DAC, and the ratio N3/N2 determines
the ratio of reference clock/input data rate. The VCO runs
optimally over the range of 1.0 GHz to 2.0 GHz, so that N1
keeps the speed of the VCO within this range, although the
DAC sample rate can be lower. The loop filter components are
entirely internal and no external compensation is necessary.
PLL Disabled (Register 0x09, Bit 7 = 0)
The PLL enable switch shown in Figure 74 is connected to the
reference clock input. The differential reference clock input is
the same as the DAC output sample rate. N3 determines the
interpolation rate.
ADC
PHASE
DETECTION
VCO
DAC
INTERPOLATION
RATE
INTERNAL
LOOP
FILTER
0x0A (4:0)
LOOP FILTER
BANDWIDTH
REFERENCE CLOCK
(PINS 5 AND 6)
0x0A (7:5)
PLL CONTROL
VOLTAGE RANGE
0x08 (7:2)
VCO RANGE
0x09 (7)
PLL ENABLE
INTERNAL DAC SAMPLE
RATE CLOCK
DATACLK OUT (PIN 37)
0x01 (7:6)
0x09 (6:5)
PLL VCO
DIVIDE RATIO
0x09 (4:3)
PLL LOOP
DIVIDE RATIO
÷N3
÷N2
÷N1
05361-
071
Figure 74. Internal Clock Architecture
相关PDF资料 |
PDF描述 |
|---|---|
| AD9786BSVZRL | IC DAC 16BIT INTERPOL/SP 80TQFP |
| AD9788BSVZRL | IC DAC 16BIT 800MSPS 100TQFP |
| AD9806KSTZ | IC CCD SIGNAL PROC 10BIT 48LQFP |
| AD9814JR | IC CCD SIGNAL PROC 14BIT 28-SOIC |
| AD9823KRUZRL7 | IC CDS FOR DGTL CAMERA 14-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9779BSVZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual 12-/14-/16-Bit, 1 GSPS, Digital-to-Analog Converters |
| AD9779BSVZRL | 功能描述:IC DAC 16BIT DUAL 1GSPS 100TQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1,000 系列:- 设置时间:1µs 位数:8 数据接口:串行 转换器数目:8 电压电源:双 ± 功率耗散（最大）:941mW 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:24-SOIC（0.295"，7.50mm 宽） 供应商设备封装:24-SOIC W 包装:带卷 (TR) 输出数目和类型:8 电压，单极 采样率（每秒）:* |
| AD9779BSVZRL1 | 制造商:AD 制造商全称:Analog Devices 功能描述:Dual 12-/14-/16-Bit, 1 GSPS, Digital-to-Analog Converters |
| AD9779-EB | 制造商:Analog Devices 功能描述:EVAL BOARD 16 BIT DUAL INTERPOLATION DAC - Bulk |
| AD9779-EBZ | 制造商:Analog Devices 功能描述:DUAL 16B, 1.0 GSPS TXDAC - Bulk |
发布紧急采购，3分钟左右您将得到回复。