参数资料
| 型号： | AD9788BSVZRL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 19/64页 |
| 文件大小： | 0K |
| 描述： | IC DAC 16BIT 800MSPS 100TQFP |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 设计资源： | Powering the AD9788 Using ADP2105 for Increased Efficiency (CN0141) |
| 标准包装： | 1,000 |
| 系列： | TxDAC® |
| 位数： | 16 |
| 数据接口： | 串行 |
| 转换器数目： | 2 |
| 电压电源： | 模拟和数字 |
| 功率耗散（最大）： | 450mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-TQFP 裸露焊盘 |
| 供应商设备封装： | 100-TQFP-EP（14x14） |
| 包装： | 带卷 (TR) |
| 输出数目和类型： | 4 电流，单极；4 电流，双极 |
| 采样率（每秒）： | 800M |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
AD9785/AD9787/AD9788
Rev. A | Page 26 of 64
The digital control (DCTL) register comprises two bytes located at Address 0x01.
Table 11. Digital Control (DCTL) Register
Address
Bit
Name
Description
0x01
[15]
Reserved
Reserved for future use.
[14]
Clear phase
accumulator
0: Default. The feature that clears the NCO phase accumulator is inactive. The phase
accumulator operates as normal.
1: The NCO phase accumulator is held in the reset state until this bit is cleared.
[13]
PN code sync
enable
0: PN code synchronization mode is disabled.
1: PN code synchronization mode is enabled. See the Device Synchronization section for
details.
[12]
Sync mode select
0: Selects pulse mode synchronization.
1: Selects PN code synchronization. See the Device Synchronization section for details.
[11]
Pulse sync enable
0: Pulse mode synchronization is disabled.
1: Pulse mode synchronization is enabled. See the Device Synchronization section for details.
[10]
Reserved
Reserved for future use.
[9]
Inverse sinc
enable
0: Default. The inverse sinc filter is bypassed.
1: The inverse sinc filter is enabled and operational.
[8]
DATACLK
output enable
0: Data clock pin is disabled.
1: Default. The output data clock pin is active (configured as an output).
[7:6]
Interpolation
Factor [1:0]
Specifies the filter interpolation rate where:
00: 1× interpolation
01: 2× interpolation
10: 4× interpolation
11: 8× interpolation
[5]
Data format
0: Default. The incoming data is expected to be twos complement.
1: The incoming data is expected to be offset binary.
[4]
Single-port mode
0: Default. When the single-port bit is cleared, I/Q data is sampled simultaneously on the P1D
and P2D input ports. Specifically, I data is registered from the P1D[15:0] pins and Q data is
registered from the P2D[15:0] pins.
1: When the single-port bit is set, I/Q data is sampled in a serial word fashion on the P1D input
port. In this mode, the I/Q data is sampled into the part at twice the I/Q sample rate.
[3]
Real mode
0: Default. Logic 0 is the inactive state for this bit.
1: When the real mode bit is set, the Q path logic after modulation and phase compensation is
disabled.
[2]
IQ select invert
0: Default. When the IQ Select Invert bit is cleared, a Logic 1 on the TXENABLE pin indicates
I data, and a Logic 0 on the TXENABLE pin indicates Q data, if the user is employing a
continuous timing style on the TXENABLE pin.
1: When the IQ Select Invert bit is set, a Logic 1 on the TXENABLE pin indicates Q data, and a
Logic 0 on the TXENABLE pin indicates I data, if the user is employing a continuous timing
style on the TXENABLE pin.
[1]
Q first (data
pairing)
0: Default. When the Q first bit is cleared, the I/Q data pairing is nominal, that is, the I data
precedes the Q data in the assembly of the I/Q data pair. As such, data input to the device as
I0, Q0, I1, Q1 . . . In, Qn is paired as follows: (I0/Q0), (I1/Q1) … (In/Qn).
1: When the Q first bit is set, the I/Q data pairing is altered such that the I data is paired with
the previous Q data. As such, data input to the device as I0, Q0, I1, Q1, I2, Q2, I3, Q3 . . . In, Qn is
paired as follows: (I1/Q0), (I2/Q1), (I3/Q2) … (In + 1/Qn).
[0]
Modulator gain
control
0: Default. No gain scaling is applied to the NCO input to the internal digital modulator.
1: Gain scaling of 0.5 is applied to the NCO input to the modulator. This can eliminate
saturation of the modulator output for some combinations of data inputs and NCO signals.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9806KSTZ | IC CCD SIGNAL PROC 10BIT 48LQFP |
| AD9814JR | IC CCD SIGNAL PROC 14BIT 28-SOIC |
| AD9823KRUZRL7 | IC CDS FOR DGTL CAMERA 14-TSSOP |
| AD9824KCPZRL | IC CCD SIGNAL PROC 14BIT 48LFCSP |
| AD9826KRSZRL | IC IMAGE SGNL PROC 16BIT 28-SSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9788-DPG2-EBZ | 功能描述:BOARD EVALUATION FOR AD9788 RoHS:是 类别:编程器，开发系统 >> 评估板 - 数模转换器 (DAC) 系列:* 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- DAC 的数量:4 位数:12 采样率（每秒）:- 数据接口:串行，SPI? 设置时间:3µs DAC 型:电流/电压 工作温度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9788-EBZ | 制造商:Analog Devices 功能描述:Evaluation Board For AD9788 制造商:Analog Devices 功能描述:DUAL 16B, D-A CONVERTER - Bulk 制造商:Analog Devices 功能描述:Digital to Analog Eval. Board |
| AD9788MOD-EBZ | 制造商:Analog Devices 功能描述:DUAL 12-/14-/16-BIT 800 MSPS DAC WITH LOW POWER 32-BIT COMPLEX NCO 制造商:Analog Devices 功能描述:DUAL 16B, D-A CONVERTER - Bulk |
| AD9789BBC | 功能描述:数模转换器- DAC 14 Bit 2.5 GSPS D-A Converter RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| AD9789BBCRL | 制造商:Analog Devices 功能描述:QAM Encoder/Interpolator/Upconverter 164-Pin CSP-BGA T/R 制造商:Analog Devices 功能描述:QAM ENCODER/INTERPOLATOR/UPCNVRTR 164CSPBGA - Tape and Reel 制造商:Analog Devices 功能描述:IC DAC 14BIT 2.4GSPS 4CH 164BGA 制造商:Analog Devices Inc. 功能描述:Digital to Analog Converters - DAC 14 Bit 2.5 GSPS D-A Converter 制造商:Analog Devices Inc. 功能描述:Digital to Analog Converters - DAC 14B 2400MSPS RF w/ 4CH Signal Process 制造商:Analog Devices 功能描述:CONVERTER - DAC |
发布紧急采购，3分钟左右您将得到回复。