- 您现在的位置：买卖IC网 > PDF目录10978 > AD9837ACPZ-RL (Analog Devices Inc)IC WAVEFORM GEN PROG 10LFCSP PDF资料下载
参数资料
| 型号： | AD9837ACPZ-RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 5/28页 |
| 文件大小： | 0K |
| 描述： | IC WAVEFORM GEN PROG 10LFCSP |
| 产品培训模块： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 标准包装： | 5,000 |
| 分辨率（位）： | 10 b |
| 主 fclk： | 5MHz |
| 调节字宽（位）： | 28 b |
| 电源电压： | 2.3 V ~ 5.5 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 10-WFDFN 裸露焊盘，CSP |
| 供应商设备封装： | 10-LFCSP-WD（3x3） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
Data Sheet
AD9837
Rev. A | Page 13 of 28
FUNCTIONAL DESCRIPTION
SERIAL INTERFACE
The AD9837 has a standard 3-wire serial interface that is
compatible with the SPI, QSPI, MICROWIRE, and DSP
interface standards.
Data is loaded into the device as a 16-bit word under the control
of a serial clock input, SCLK. The timing diagram for this oper-
ation is given in Figure 3.
FSYNC is a level triggered input that acts as a frame synchroni-
zation and chip enable input. Data can be transferred into the
device only when FSYNC is low. To start the serial data transfer,
FSYNC should be taken low, observing the minimum FSYNC
goes low, serial data is shifted into the input shift register of the
device on the falling edges of SCLK for 16 clock pulses. FSYNC
can be taken high after the 16th falling edge of SCLK, observing
the minimum SCLK falling edge to FSYNC rising edge time, t8.
Alternatively, FSYNC can be kept low for a multiple of 16 SCLK
pulses and then brought high at the end of the data transfer. In
this way, a continuous stream of 16-bit words can be loaded
while FSYNC is held low; FSYNC goes high only after the 16th
SCLK falling edge of the last word loaded.
The SCLK can be continuous, or it can idle high or low between
write operations. In either case, it must be high when FSYNC
goes low (t11).
For an example of how to program the AD9837, see the AN-1070
Application Note on the Analog Devices, Inc., website. The
LATENCY PERIOD
A latency period is associated with each asynchronous write
operation in the AD9837. If a selected frequency or phase
register is loaded with a new word, there is a delay of seven
or eight MCLK cycles before the analog output changes. The
delay can be seven or eight cycles, depending on the position
of the MCLK rising edge when the data is loaded into the
destination register.
CONTROL REGISTER
The AD9837 contains a 16-bit control register that allows the
user to configure the operation of the AD9837. All control bits
other than the MODE bit are sampled on the internal falling
edge of MCLK.
describes the individual bits of the control register. The different
functions and the various output options of the AD9837 are
described in more detail in the following sections.
To inform the AD9837 that the contents of the control register
will be altered, Bit D15 and Bit D14 must be set to 0, as shown
Table 6. Control Register Bits
D15
D14
D13 to D0
0
Control bits
SIN
ROM
PHASE
ACCUMULATOR
(28-BIT)
(LOW POWER)
10-BIT DAC
0
MUX
1
SLEEP12
SLEEP1
RESET
MODE + OPBITEN
DIV2
OPBITEN
VOUT
1
MUX
0
DIGITAL
OUTPUT
(ENABLE)
DIVIDE
BY 2
D15
0
D14
0
D13
B28
D12
HLB
D11
FSEL
D10
PSEL
D9
0
D8
RESET
D7
SLEEP1
D6
SLEEP12
D5
OPBITEN
D4
0
D3
DIV2
D2
0
D1
MODE
D0
0
09070-
024
Figure 20. Function of Control Bits
相关PDF资料 |
PDF描述 |
|---|---|
| VE-2W3-IY-F4 | CONVERTER MOD DC/DC 24V 50W |
| VE-2W2-IY-F3 | CONVERTER MOD DC/DC 15V 50W |
| VE-2W1-IY-F2 | CONVERTER MOD DC/DC 12V 50W |
| VE-2W0-IY-F3 | CONVERTER MOD DC/DC 5V 50W |
| VE-21X-IY-F3 | CONVERTER MOD DC/DC 5.2V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9837ACPZ-RL7 | 功能描述:IC WAVEFORM GEN PROG 10LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 调节字宽（位）:32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| AD9837BCPZ-RL | 功能描述:IC WAVEFORM GEN PROG 10LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 调节字宽（位）:32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| AD9837BCPZ-RL7 | 功能描述:IC WAVEFORM GEN PROG 10LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 调节字宽（位）:32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
| AD9838 | 制造商:AD 制造商全称:Analog Devices 功能描述:11 mW Power, 2.3 V to 5.5 V, Complete DDS Power-down option |
| AD9838ACPZ-RL | 功能描述:IC DDS 16MHZ LOW PWR 20LFCSP RoHS:是 类别:集成电路 (IC) >> 接口 - 直接数字合成 (DDS) 系列:- 产品变化通告:Product Discontinuance 27/Oct/2011 标准包装:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 调节字宽（位）:32 b 电源电压:2.97 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。