- 您现在的位置：买卖IC网 > PDF目录378276 > AD9878BST (ANALOG DEVICES INC) Mixed-Signal Front End for Broadband Applications PDF资料下载
参数资料
| 型号： | AD9878BST |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 通信及网络 |
| 英文描述： | Mixed-Signal Front End for Broadband Applications |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP100 |
| 封装： | MS-026BED, LQFP-100 |
| 文件页数： | 15/36页 |
| 文件大小： | 749K |
| 代理商： | AD9878BST |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
AD9878
REGISTER 0x00—INITIALIZATION
Bits 0 to 4: OSCIN Multiplier
This register field is used to program the on-chip clock
multiplier that generates the chip’s high frequency system clock,
f
SYSCLK
. For example, to multiply the external crystal clock f
OSCIN
by 16, program Register 0x00, Bits 4:0, to 0x10. The default
clock multiplier value, M, is 0x08. Valid entries range from 1 to
31. When M is set to 1, the PLL is disabled and internal clocks
are derived directly from OSCIN. The PLL requires 200 MCLK
cycles to regain frequency lock after a change in M. After the
recapture time of the PLL, the frequency of f
SYSCLK
is stable.
Bit 5: Reset
Writing 1 to this bit resets the registers to their default values
and restarts the chip. The reset bit always reads back 0. The bits
in Register 0x00 are not affected by this software reset. However,
a low level at the RESET pin forces all registers, including all
bits in Register 0x00, to their default states.
Bit 6: LSB First
Active high indicates SPI serial port access of instruction byte and
data registers is LSB first. Default low indicates MSB-first format.
Bit 7: SDIO Bidirectional
Active high configures the serial port as a 3-signal port with
the SDIO pin used as a bidirectional input/output pin. Default
low indicates that the serial port uses four signals with SDIO
configured as an input and SDO configured as an output.
Rev. A | Page 15 of 36
REGISTER 0x01—CLOCK CONFIGURATION
Bits [5:0]: MCLK Divider
This register determines the output clock on the REFCLK pin.
At default 0 (R = 0), REFCLK provides a buffered version of the
OSCIN clock signal for other chips. The register can also be used
to divide the chip’s master clock f
MCLK
by R, where R is an integer
between 2 and 63. The generated reference clock on REFCLK pin
can be used for external frequency controlled devices.
Bit 7: PLL Lock Detect
When this bit is set low, the REFCLK pin functions in its
default mode and provides an output clock with frequency
f
MCKL
/R, as described above. If this bit is set to 1, the REFCLK pin
is configured to indicate whether the PLL is locked to f
OSCIN
. In
this mode, the REFCLK pin should be low-pass filtered with an
RC filter of 1.0 k and 0.1 μF. A low output on REFCLK indicates
that the PLL has achieved lock with f
OSCIN
.
REGISTER 0x02—POWER-DOWN
Unused sections of the chip can be powered down when the
corresponding bits are set high. This register has a default value
of 0x00, all sections active.
Bit 0: Power Down ADC12B Voltage Reference
Active high powers down the voltage reference circuit
for ADC12B.
Bit 1: Power Down ADC12A Voltage Reference
Active high powers down the voltage reference circuit for
the ADC12A.
Bit 2: Power Down ADC10
Active high powers down the 10-bit ADC.
Bit 3: Power Down ADC12B
Active high powers down the ADC12B.
Bit 4: Power Down ADC12A
Active high powers down the ADC12A.
Bit 5: Power Down Tx
Active high powers down the digital transmit section of the
chip, similar to the function of the PWRDN pin.
Bit 6: Power Down DAC Tx
Active high powers down the DAC.
Bit 7: Power Down PLL
Active high powers down the OSCIN multiplier.
REGISTER 0x03—FLAG CONTROL
Bit 0: Flag 0 Enable
When this bit is active high, the SIGDELT pin maintains a fixed
logic level determined directly by the MSB of the ∑- control
word of Register 0x04.
Bit 1: Flag 1
The logic level of this bit is applied at the FLAG1 pin.
Bit 4: Flag 2
The logic level of this bit is applied at the FLAG2 pin.
Bit 5: Video Input into ADC12B
If the video input is enabled, setting this bit high sends the
signal applied to the VIDEO IN pin to the ADC12B. Otherwise,
the signal applied to the VIDEO IN pin is sent to the ADC12A.
REGISTER 0x04—∑- CONTROL WORD
Bits [7:0]: ∑- Control Word
The ∑- control word is 8 bits wide and controls the duty cycle
of the digital output on the SIGDELT pin. Changes to the ∑-
control word take effect immediately for every register write.
∑- output control words have a default value of 0. The control
words are in straight binary format, with 0x00 corresponding to
the bottom of scale or 0% duty cycle, and 0xFF corresponding
to the top of scale or near 100% duty cycle.
Bit 7: Flag 0 (∑- Control Word MSB)
When the Flag 0 enable bit (Register 0x03, Bit 0) is set, the logic
level of this bit appears on the output of the SIGDELT pin.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9878BSTZ | Mixed-Signal Front End for Broadband Applications |
| ADAV801 | Audio Codec for Recordable DVD |
| ADAV801ASTZ | Audio Codec for Recordable DVD |
| ADAV801ASTZ-REEL | Audio Codec for Recordable DVD |
| ADC0800PCD | ADC0800 8-Bit A/D Converter |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9878BSTRL | 制造商:Analog Devices 功能描述:Mixed Signal Front End 100-Pin LQFP T/R 制造商:Analog Devices 功能描述:MIXED SGNL FRONT END 100LQFP - Tape and Reel |
| AD9878BSTZ | 功能描述:IC FRONT-END MIXED-SGNL 100-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模拟前端 (AFE) 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:- 通道数:2 功率（瓦特）:- 电压 - 电源，模拟:3 V ~ 3.6 V 电压 - 电源，数字:3 V ~ 3.6 V 封装/外壳:32-VFQFN 裸露焊盘 供应商设备封装:32-QFN（5x5） 包装:带卷 (TR) |
| AD9878-EB | 制造商:Analog Devices 功能描述:EVAL KIT FOR MIXED-SGNL FRONT END FOR BROADBAND APPLICATIONS - Bulk |
| AD9879 | 制造商:AD 制造商全称:Analog Devices 功能描述:Mixed-Signal Front End Set-Top Box, Cable Modem |
| AD9879_05 | 制造商:AD 制造商全称:Analog Devices 功能描述:Mixed-Signal Front End Set-Top Box, Cable Modem |
发布紧急采购，3分钟左右您将得到回复。