参数资料
| 型号： | AD9879BSZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 15/32页 |
| 文件大小： | 0K |
| 描述： | IC PROCESSOR FRONT END 100MQFP |
| 标准包装： | 1 |
| 位数： | 12 |
| 通道数： | 5 |
| 功率（瓦特）： | 587mW |
| 电压 - 电源，模拟： | 3.3V |
| 电压 - 电源，数字： | 3.3V |
| 封装/外壳： | 100-BQFP |
| 供应商设备封装： | 100-MQFP（14x20） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
AD9879
Rev. A | Page 22 of 32
TRANSMIT PATH (TX)
tSU
tHD
MCLK
TXSYNC
TXIQ
TXI[11:6]
TXI[5:0]
TXQ[11:6]
TXQ[5:0]
TXI[11:6]
TXI[5:0]
TXQ[11:6]
TXQ[5:0]
TXI[11:6]
TXI[5:0]
02773-014
Figure 14. Transmit Path Timing
TRANSMIT TIMING
The AD9879 provides a master clock, MCLK, and expects 6-bit
multiplexed TxIQ data upon each rising edge. Transmit
symbols are framed with the TxSYNC input. TxSYNC high
indicates the start of a transmit symbol. Four consecutive 6-bit
data packages form a symbol (I MSB, I LSB, Q MSB, and Q LSB).
DATA ASSEMBLER
The input data stream is representative complex data. Two 6-bit
words form a 12-bit symbol component (in twos complement
format). Four input samples are required to produce one I/Q
data pair. The I/Q sample rate, fIQCLK, at the input to the first
half-band filter is a quarter of the input data rate, fMCLK.
The I/Q sample rate, fIQCLK, puts a bandwidth limit on the
maximum transmit spectrum. This is the familiar Nyquist limit
and is equal to one-half fIQCLK, hereafter referred to as fNYQ.
HALF-BAND FILTERS (HBFs)
HBF 1 and HBF 2 are both interpolating filters, each of which
doubles the sampling rate. Together, HBF 1 and HBF 2 have
26 taps and provide a factor-of-four increase in the sampling
rate (4 × fIQCLK or 8 × fNYQ).
In relation to phase response, both HBFs are linear phase filters.
As such, virtually no phase distortion is introduced within the
pass band of the filters. This is an important feature, because
phase distortion is generally intolerable in a data transmission
system.
CASCADED INTEGRATOR-COMB (CIC) FILTER
The CIC filter is configured as a programmable interpolator
and provides a sample rate increase by a factor of 4. The
frequency response of the CIC filter is given by
()
3
2π
4
2π
π
sin
4π
sin
4
1
4
1
=
=
f
e
H(f)
f)
j(
f
j
(15)
The frequency response in this form has f scaled to the output
sample rate of the CIC filter. That is, f = 1 corresponds to the
frequency of the output sample rate of the CIC filter. H(f/R)
yields the frequency response with respect to the input sample
of the CIC filter.
COMBINED FILTER RESPONSE
The combined frequency response of HBF 1, HBF 2, and
CIC puts a limit on the input signal bandwidth that can be
propagated through the AD9879.
The usable bandwidth of the filter chain puts a limit on the
maximum data rate that can be propagated through the
AD9879. A look at the pass-band detail of the combined filter
response (Figure 15 and Figure 16) indicates that to maintain an
amplitude error of no more than 1 dB, signals are restricted to a
bandwidth of no more than approximately 60% of fNYQ.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9901KQ | IC PHASE/FREQ DISCRIMR 14-CDIP |
| AD9920ABBCZRL | IC PROCESSOR CCD 12BIT 105CSPBGA |
| AD9978BCPZRL | IC PROCESSOR CCD 14BIT 40-LFCSP |
| ADADC71KD | IC ADC 16BIT HIGH RES 32-CDIP |
| ADADC80-Z-12 | IC ADC 12BIT INTEGRATED 32-CDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9879BSZKL1 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9879-EB | 制造商:Analog Devices 功能描述:Evaluation Board For Mixed Signal Front End Set Top Box, Cable Modem 制造商:Analog Devices 功能描述:DEV TOOLS, MIXED SGNL FRONT END SET TOP , CBL MODEM - Bulk |
| AD9880 | 制造商:Analog Devices 功能描述:AUDIO PROCESSOR - Bulk |
| AD9880/PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Analog/HDMI Dual Display Interface |
| AD9880/PCBZ | 功能描述:KIT EVALUATION AD9880 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:Advantiv® 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口，收发器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板 |
发布紧急采购，3分钟左右您将得到回复。