参数资料
| 型号： | AD9879BSZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 22/32页 |
| 文件大小： | 0K |
| 描述： | IC PROCESSOR FRONT END 100MQFP |
| 标准包装： | 1 |
| 位数： | 12 |
| 通道数： | 5 |
| 功率（瓦特）： | 587mW |
| 电压 - 电源，模拟： | 3.3V |
| 电压 - 电源，数字： | 3.3V |
| 封装/外壳： | 100-BQFP |
| 供应商设备封装： | 100-MQFP（14x20） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
AD9879
Rev. A | Page 29 of 32
GROUND PLANES
In general, if the component placing guidelines discussed in the
Component Placement section can be implemented, it is best to
have at least one continuous ground plane for the entire board.
All ground connections should be made as short as possible.
This results in the lowest impedance return paths and the
quietest ground connections.
If the components cannot be placed in a manner that keeps the
high frequency ground currents from traversing under the
MxFE and analog components, it may be necessary to put
current steering channels into the ground plane to route the
high frequency currents around these sensitive areas. These
current steering channels should be made only when and where
necessary.
SIGNAL ROUTING
The digital Rx and Tx signal paths should be kept as short as
possible. Also, these traces should have a controlled impedance
of about 50 . This prevents poor signal integrity and the high
currents that can occur during undershoot or overshoot caused
by ringing. If the signal traces cannot be kept shorter than
approximately 1.5 inches, then series termination resistors
(33 to 47 ) should be placed close to all signal sources. It is
advisable to series terminate all clock signals at their source
regardless of trace length.
The receive (I IN, Q IN, and RF IN) signals are the most
sensitive signals on the entire board. Careful routing of these
signals is essential for good receive path performance. The Rx±
signals form a differential pair and should be routed together as
a pair. By keeping the traces adjacent to each other, noise
coupled onto the signals appears as common-mode and is
largely rejected by the MxFE receive input. Keeping the driving
point impedance of the receive signal low and placing any low-
pass filtering of the signals close to the MxFE further reduces
the possibility of noise corrupting these signals.
相关PDF资料 |
PDF描述 |
|---|---|
| AD9901KQ | IC PHASE/FREQ DISCRIMR 14-CDIP |
| AD9920ABBCZRL | IC PROCESSOR CCD 12BIT 105CSPBGA |
| AD9978BCPZRL | IC PROCESSOR CCD 14BIT 40-LFCSP |
| ADADC71KD | IC ADC 16BIT HIGH RES 32-CDIP |
| ADADC80-Z-12 | IC ADC 12BIT INTEGRATED 32-CDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9879BSZKL1 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9879-EB | 制造商:Analog Devices 功能描述:Evaluation Board For Mixed Signal Front End Set Top Box, Cable Modem 制造商:Analog Devices 功能描述:DEV TOOLS, MIXED SGNL FRONT END SET TOP , CBL MODEM - Bulk |
| AD9880 | 制造商:Analog Devices 功能描述:AUDIO PROCESSOR - Bulk |
| AD9880/PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Analog/HDMI Dual Display Interface |
| AD9880/PCBZ | 功能描述:KIT EVALUATION AD9880 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:Advantiv® 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口，收发器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板 |
发布紧急采购，3分钟左右您将得到回复。