- 您现在的位置：买卖IC网 > PDF目录10974 > AD9912ABCPZ-REEL7 (Analog Devices Inc)IC DDS 1GSPS DAC 14BIT 64LFCSP PDF资料下载
参数资料
| 型号： | AD9912ABCPZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 14/40页 |
| 文件大小： | 0K |
| 描述： | IC DDS 1GSPS DAC 14BIT 64LFCSP |
| 产品培训模块： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 标准包装： | 750 |
| 分辨率（位）： | 14 b |
| 主 fclk： | 1GHz |
| 调节字宽（位）： | 48 b |
| 电源电压： | 1.8V, 3.3V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
AD9912
Rev. F | Page 21 of 40
SYSCLK PLL Multiplier
When the SYSCLK PLL multiplier path is employed, the
frequency applied to the SYSCLK input pins must be limited so
as not to exceed the maximum input frequency of the SYSCLK
PLL phase detector. A block diagram of the SYSCLK generator
appears in Figure 45.
06
763-
037
PHASE
FREQUENCY
DETECTOR
CHARGE
PUMP
VCO
÷2
÷N
~2pF
(N = 2 TO 33)
KVCO
(HIGH/LOW RANGE)
2
ICP
(125A, 250A, 375A)
SYSCLK PLL MULTIPLIER
LOOP_FILTER
FROM
SYSCLK
INPUT
DAC
SAMPLE
CLOCK
1GHz
Figure 45. Block Diagram of the SYSCLK PLL
The SYSCLK PLL multiplier has a 1 GHz VCO at its core.
A phase/frequency detector (PFD) and charge pump provide
the steering signal to the VCO in typical PLL fashion. The PFD
operates on the falling edge transitions of the input signal, which
means that the loop locks on the negative edges of the reference
signal. The charge pump gain is controlled via the I/O register
map by selecting one of three possible constant current sources
ranging from 125 μA to 375 μA in 125 μA steps. The center
frequency of the VCO is also adjustable via the I/O register map
and provides high/low gain selection. The feedback path from
VCO to PFD consists of a fixed divide-by-2 prescaler followed
by a programmable divide-by-N block, where 2 ≤ N ≤ 33. This
limits the overall divider range to any even integer from 4 to 66,
inclusive. The value of N is programmed via the I/O register map
via a 5-bit word that spans a range of 0 to 31, but the internal
logic automatically adds a bias of 2 to the value entered, extending
the range to 33. Care should be taken when choosing these
values so as not to exceed the maximum input frequency of the
SYSCLK PLL phase detector or SYSCLK PLL doubler. These
values can be found in the AC Specifications section.
External Loop Filter (SYSCLK PLL)
The loop bandwidth of the SYSCLK PLL multiplier can be
adjusted by means of three external components as shown in
Figure 46. The nominal gain of the VCO is 800 MHz/V. The
recommended component values (shown in Table 6) establish
a loop bandwidth of approximately 1.6 MHz with the charge
pump current set to 250 μA. The default case is N = 40, and
it assumes a 25 MHz SYSCLK input frequency and generates
an internal DAC sampling frequency (fS) of 1 GHz.
06
76
3-
0
38
CHARGE
PUMP
~2pF
LOOP_FILTER
C2
R1
C1
EXTERNAL
LOOP FILTER
VCO
AD9912
FERRITE
BEAD
AVDD
29
26
31
Figure 46. External Loop Filter for SYSCLK PLL
Table 6. Recommended Loop Filter Values for a Nominal
1.5 MHz SYSCLK PLL Loop Bandwidth
Multiplier
R1
Series C1
Shunt C2
<8
390 Ω
1 nF
82 pF
10
470 Ω
820 pF
56 pF
20
1 kΩ
390 pF
27 pF
40 (default)
2.2 kΩ
180 pF
10 pF
60
2.7 kΩ
120 pF
5 pF
Detail of SYSCLK Differential Inputs
A diagram of the SYSCLK input pins is provided in Figure 47.
Included are details of the internal components used to bias the
input circuitry. These components have a direct effect on the
static levels at the SYSCLK input pins. This information is
intended to aid in determining how best to interface to the
device for a given application.
0
67
63
-03
9
500
500
~1.5pF
INTERNAL
CLOCK
VSS
~1V
VSS
~2pF
+
SYSCLK PLL BYPASSED
1k
1k
~3pF
INTERNAL
CLOCK
VSS
~1V
VSS
~2pF
+
SYSCLK PLL ENABLED
AMP
INTERNAL
CLOCK
CRYSTAL RESONATOR WITH
SYSCLK PLL ENABLED
MUX
SYSCLK
SYSCLKB
Figure 47. Differential SYSCLK Inputs
相关PDF资料 |
PDF描述 |
|---|---|
| VI-BWM-IX-B1 | CONVERTER MOD DC/DC 10V 75W |
| VE-22Z-IW-F3 | CONVERTER MOD DC/DC 2V 40W |
| MCF51AC256ACFUE | MCU 32BIT 256K FLASH CAN 64-QFP |
| VE-22Y-IY-F1 | CONVERTER MOD DC/DC 3.3V 33W |
| MK20DX128VFM5 | IC ARM CORTEX MCU 128KB 32LQFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9912BCPZ | 制造商:Analog Devices 功能描述:Direct Digital Synthesizer 1000MHz 1-DAC 14-Bit Serial 64-Pin LFCSP EP 制造商:Analog Devices 功能描述:DIRECT DGTL SYNTHESIZER 64LFCSP EP - Trays 制造商:Analog Devices 功能描述:IC DDS 1GSPS 14BIT DAC |
| AD9912BCPZ-REEL7 | 制造商:Analog Devices 功能描述:DIRECT DGTL SYNTHESIZER 64LFCSP EP - Tape and Reel |
| AD9913 | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer |
| AD9913/PCBZ | 功能描述:数据转换 IC 开发工具 Sub 50mW 250MSPS (+) 10-bit DDS RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| AD9913/PCBZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer |
发布紧急采购，3分钟左右您将得到回复。