参数资料
| 型号： | AD9979BCPZRL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 25/56页 |
| 文件大小： | 0K |
| 描述： | IC PROCESSOR CCD 14BIT 48-LFCSP |
| 标准包装： | 1 |
| 类型： | CCD 信号处理器，14 位 |
| 输入类型： | 逻辑 |
| 输出类型： | 逻辑 |
| 接口： | 3 线串口 |
| 电流 - 电源： | 48mA |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 48-LFCSP-VQ（7x7） |
| 包装： | 标准包装 |
| 其它名称： | AD9979BCPZRLDKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
AD9979
Rev. C | Page 31 of 56
ANALOG FRONT-END DESCRIPTION AND OPERATION
6dB TO 42dB
CCDINP
CLI
DIGITAL
FILTER
CLPOB
DC RESTORE
OPTICAL BLACK
CLAMP
14-BIT
ADC
VGA
DAC
CDS
INTERNAL
VREF
2V FULL SCALE
SHP
SHD
1.2V
OUTPUT
DATA
LATCH
REFT
REFB
DOUT PHASE
DOUT
V-H
TIMING
GENERATION
SHP SHD
DOUT
PHASE
CLPOB
PBLK
0.4V
1.4V
AD9979
0.1F
VGA GAIN
REGISTER
0.1F 0.1F
CLAMP-LEVEL
REGISTER
14
PBLK
–3dB, 0dB,
+3dB, +6dB
PBLK
PBLK (WHEN DCBYP = 1)
SHP
S11
S22
BLANK TO
ZERO OR
CLAMP LEVEL
1S1 IS NORMALLY CLOSED.
2S2 IS NORMALLY OPEN.
D0 TO D13
CDS GAIN
REGISTER
VD
HD
PRECISION
TIMING
GENERATION
0
59
57
-0
44
Figure 42. Analog Front End Functional Block Diagram
The AD9979 signal processing chain is shown in Figure 42.
Each processing step is essential in achieving a high quality
image from the raw CCD pixel data.
DC Restore
To reduce the large dc offset of the CCD output signal, a dc
restore circuit is used with an external 0.1 μF series coupling
capacitor. This restores the dc level of the CCD signal to
approximately 1.2 V, to be compatible with the 1.8 V core
supply voltage of the AD9979. The dc restore switch is active
during the SHP sample pulse time.
The dc restore circuit can be disabled when the optional PBLK
signal is used to isolate large signal swings from the CCD input
(see the Analog Preblanking section). Bit 6 of Address 0x00
controls whether the dc restore is active during the PBLK interval
(see Table 24).
Analog Preblanking
During certain CCD blanking or substrate clocking intervals,
the CCD input signal to the AD9979 can increase in amplitude
beyond the recommended input range. The PBLK signal can
be used to isolate the CDS input from large signal swings. As
shown in Figure 42, when PBLK is active (low), the CDS input
is isolated from the CCDINx pin (S1 open) and is internally
shorted to ground (S2 closed).
During the PBLK active time, the ADC outputs can be pro-
grammed to output all zeros or the programmed clamp level.
Note that because the CDS input is shorted during PBLK, the
CLPOB pulse must not be used during the same active time as
the PBLK pulse.
Correlated Double Sampler (CDS)
The CDS circuit samples each CCD pixel twice to extract the
video information and to reject low frequency noise. The
timing shown in Figure 19 illustrates how the two internally
generated CDS clocks, SHP and SHD, are used to sample the
reference level and to sample the CCD signal level, respectively.
The placement of the SHP and SHD sampling edges is deter-
mined by the setting of the SHPLOC and SHDLOC registers,
located at Address 0x36. Placement of these two clock signals is
critical in achieving the best performance from the CCD.
The CDS gain is variable in four steps, set by using CDSGAIN
(Address 0x04): 3 dB, 0 dB (default), +3 dB, and +6 dB (see
Table 24). Improved noise performance results from using the
+3 dB and +6 dB settings, but the input range is reduced with
these settings (see Table 4).
相关PDF资料 |
PDF描述 |
|---|---|
| AD9980KSTZ-95 | IC INTERFACE 8BIT ANALOG 80LQFP |
| AD9981KSTZ-95 | IC INTERFACE 10BIT ANALOG 80LQFP |
| AD9983AKSTZ-170 | IC DISPLAY 8BIT 170MSPS 80LQFP |
| AD9985KSTZ-140 | IC INTERFACE 8BIT 140MSPS 80LQFP |
| AD9990BBCZ | IC CCD SGNL PROCESSOR 112CSPBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9980 | 制造商:AD 制造商全称:Analog Devices 功能描述:High Performance 8-Bit Display Interface |
| AD9980/PCBZ | 功能描述:KIT EVALUATION AD9980 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:Advantiv® 标准包装:1 系列:PCI Express® (PCIe) 主要目的:接口，收发器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要属性:- 次要属性:- 已供物品:板 |
| AD9980KSTZ-80 | 功能描述:IC INTERFACE 8BIT ANALOG 80LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
| AD9980KSTZ-95 | 功能描述:IC INTERFACE 8BIT ANALOG 80LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
| AD9980KSTZ-RL95 | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。