- 您现在的位置：买卖IC网 > PDF目录16425 > AD9983A/PCBZ (Analog Devices Inc)KIT EVALUATION AD9983A PDF资料下载
参数资料
| 型号： | AD9983A/PCBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 14/44页 |
| 文件大小： | 0K |
| 描述： | KIT EVALUATION AD9983A |
| 标准包装： | 1 |
| 系列： | Advantiv® |
| 主要目的： | 视频，视频处理 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9983A |
| 主要属性： | 3 x 8-Bit 140 MSPS ADC's |
| 次要属性： | 集成式 PLL 和 VCO |
| 已供物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
AD9983A
Rev. 0 | Page 21 of 44
2-WIRE SERIAL CONTROL PORT
A 2-wire serial interface control interface is provided. Up to two
AD9983A devices may be connected to the 2-wire serial
interface, with each device having a unique address.
The 2-wire serial interface comprises a clock (SCL) and a bi-
directional data (SDA) pin. The analog flat panel interface acts
as a slave for receiving and transmitting data over the serial
interface. When the serial interface is not active, the logic levels
on SCL and SDA are pulled high by external pull-up resistors.
Data received or transmitted on the SDA line must be stable for
the duration of the positive-going SCL pulse. Data on SDA must
change only when SCL is low. If SDA changes state while SCL is
high, the serial interface interprets that action as a start or stop
sequence.
The following are the five components to serial bus operation:
Start signal
Slave address byte
Base register address byte
Data byte to read or write
Stop signal
When the serial interface is inactive (SCL and SDA are high),
communications are initiated by sending a start signal. The start
signal is a high-to-low transition on SDA while SCL is high.
This signal alerts all slaved devices that a data transfer sequence
is coming.
The first 8 bits of data transferred after a start signal comprise a
7-bit slave address (the first 7 bits) and a single R/W bit (the
eighth bit). The R/W bit indicates the direction of data transfer,
read from 1 or write to 0 on the slave device. If the transmitted
slave address matches the address of the device, the AD9983A
acknowledges the match by bringing SDA low on the ninth SCL
pulse. If the addresses do not match, the AD9983A does not
acknowledge it.
Table 13. Serial Port Addresses
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
A6 (MSB)
A5
A4
A3
A2
A1
A0
1
0
1
0
1
0
1
0
1
DATA TRANSFER VIA SERIAL INTERFACE
For each byte of data read or written, the MSB is the first bit in
the sequence.
If the AD9983A does not acknowledge the master device during
a write sequence, the SDA remains high so the master can gen-
erate a stop signal. If the master device does not acknowledge
the AD9983A during a read sequence, the AD9983A interprets
this as end of data. The SDA remains high so the master can
generate a stop signal.
Writing data to specific control registers of the AD9983A
requires writing to the 8-bit address of the control register of
interest after the slave address has been established. This control
register address is the base address for subsequent write
operations. The base address auto-increments by one for each
byte of data written after the data byte intended for the base
address. If more bytes are transferred than there are available
addresses, the address does not increment and remains at its
maximum value of 0x2E. Any base address higher than 0x2E
will not produce an acknowledge signal. Data are read from the
control registers of the AD9983A in a similar manner. Reading
requires two data transfer operations:
The base address must be written with the R/W bit of the slave
address byte low to set up a sequential read operation. Reading
(the R/W bit of the slave address byte high) begins at the
previously established base address. The address of the read
register auto-increments after each byte is transferred.
To terminate a read/write sequence to the AD9983A, a stop
signal must be sent. A stop signal comprises a low-to-high
transition of SDA while SCL is high.
A repeated start signal occurs when the master device driving
the serial interface generates a start signal without first genera-
ting a stop signal to terminate the current communication. This
is used to change the mode of communication (read, write)
between the slave and master without releasing the serial
interface lines.
SDA
SCL
tBUFF
tSTAH
tDHO
tDSU
tDAL
tDAH
tSTASU
tSTOSU
06
47
5-
0
1
Figure 17. Serial Port Read/Write Timing
相关PDF资料 |
PDF描述 |
|---|---|
| VI-J43-EX | CONVERTER MOD DC/DC 24V 75W |
| GBC15DREN-S93 | CONN EDGECARD 30POS .100 EYELET |
| S01-01-R | SOLDER SLEEVE IMMERS RESIS .650" |
| UPA1A102MPD6TD | CAP ALUM 1000UF 10V 20% RADIAL |
| H3AAH-6436G | IDC CABLE - HSC64H/AE64G/HSC64H |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9983KSTZ-110 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9983KSTZ-140 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9983KSTZ-170 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD9984A | 制造商:AD 制造商全称:Analog Devices 功能描述:High Performance 10-Bit Display Interface |
| AD9984A/PCB | 制造商:Analog Devices 功能描述:DISPLAY INTRFC - Bulk |
发布紧急采购，3分钟左右您将得到回复。