- 您现在的位置：买卖IC网 > PDF目录16425 > AD9983A/PCBZ (Analog Devices Inc)KIT EVALUATION AD9983A PDF资料下载
参数资料
| 型号： | AD9983A/PCBZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 18/44页 |
| 文件大小： | 0K |
| 描述： | KIT EVALUATION AD9983A |
| 标准包装： | 1 |
| 系列： | Advantiv® |
| 主要目的： | 视频，视频处理 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9983A |
| 主要属性： | 3 x 8-Bit 140 MSPS ADC's |
| 次要属性： | 集成式 PLL 和 VCO |
| 已供物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
AD9983A
Rev. 0 | Page 25 of 44
Hex
Address
Read/Write,
Read Only
Bits
Default
Value
Register Name
Description
4
***0 ****
Clamp Source Select.
0 = Use the internal clamp generated from Hsync
1 = Use the external clamp signal
3
**** 0***
Red Clamp Select.
0 = Clamp the red channel to ground
1 = Clamp the red channel to midscale
2
**** *0**
Green Clamp Select.
0 = Clamp the green channel to ground
1 = Clamp the green channel to midscale
1
**** **0*
Blue Clamp Select.
0 = Clamp the blue channel to ground
1 = Clamp the blue channel to midscale
0
**** ***0
Must be set to 0 for proper operation.
0x19
R/W
7:0
0000 1000
Clamp Placement
Places the clamp signal an integer number of clock periods after
the trailing edge of the Hsync signal.
0x1A
R/W
7:0
0010 0000
Clamp Duration
Number of clock periods that the clamp signal is actively clamping.
0x1B
R/W
7
0*** ****
Clamp and Offset
External Clamp Polarity Override.
0 = The chip selects the clamp polarity
1 = The polarity of the clamp signal is set by Reg. 0x1B, Bit 6
6
*1** ****
External Clamp Input Polarity. This bit is used only if Reg. 0x1B, Bit 7
is set to 1.
0 = Active low external clamp
1 = Active high external clamp
5
**0* ****
Auto-Offset Enable.
0 = Auto-offset is disabled
1 = Auto-offset is enabled (offsets become the desired clamp code)
4:3
***1 1***
Auto-Offset Update Frequency. This selects how often the auto-
offset circuit operates.
00 = every 3 clamps
01 = 48 clamps
10 = every 192 clamps
11 = every 3 Vsyncs
2:0
**** *011
Must be written to default (011) for proper operation.
0x1C
R/W
7:0
1111 1111
TestReg0
Must be set to 0xFF for proper operation.
0x1D
R/W
7:3
0111 1***
SOG Control
SOG Slicer Threshold. Sets the voltage level of the SOG slicer’s
comparator.
2
**** *0**
SOGOUT Polarity. Sets the polarity of the signal on the SOGOUT pin.
0 = Active low SOGOUT
1 = Active high SOGOUT
1:0
**** **00
SOGOUT Select.
00 = Raw SOG from sync slicer (SOGIN0 or SOGIN1)
01 = Raw Hsync (HSYNC0 or HSYNC1)
10 = Regenerated sync from sync filter
11 = Filtered sync from sync filter
0x1E
R/W
7
*** ****
Power
Channel Select Override.
0 = The chip determines which input channels to use
1 = The input channel selection is determined by Reg. 0x1E, Bit 6
6
*0** ****
Channel Select. Input channel select: this is used only if Reg. 0x1E,
Bit 7 is set to 1, or if syncs are present on both channels.
0 = Channel 0 syncs and data are selected
1 = Channel 1 syncs and data are selected
5
**1* ****
Programmable Bandwidth.
0 = Low analog input bandwidth (7 MHz)
1 = High analog input bandwidth
4
***1 ****
Power-Down Control Select.
0 = Manual power-down control
1 = Auto power-down control
相关PDF资料 |
PDF描述 |
|---|---|
| VI-J43-EX | CONVERTER MOD DC/DC 24V 75W |
| GBC15DREN-S93 | CONN EDGECARD 30POS .100 EYELET |
| S01-01-R | SOLDER SLEEVE IMMERS RESIS .650" |
| UPA1A102MPD6TD | CAP ALUM 1000UF 10V 20% RADIAL |
| H3AAH-6436G | IDC CABLE - HSC64H/AE64G/HSC64H |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9983KSTZ-110 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9983KSTZ-140 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9983KSTZ-170 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD9984A | 制造商:AD 制造商全称:Analog Devices 功能描述:High Performance 10-Bit Display Interface |
| AD9984A/PCB | 制造商:Analog Devices 功能描述:DISPLAY INTRFC - Bulk |
发布紧急采购，3分钟左右您将得到回复。