参数资料
型号: ADAU1701JSTZ-RL
厂商: Analog Devices Inc
文件页数: 35/53页
文件大小: 0K
描述: IC AUDIO PROC 2ADC/4DAC 48-LQFP
设计资源: Analog Audio Input, Class-D Output with ADAU1701, SSM2306, and ADP3336 (CN0162)
标准包装: 2,000
系列: SigmaDSP®
类型: 音频处理器
应用: 车载,监视器,MP3
安装类型: 表面贴装
封装/外壳: 48-LQFP
供应商设备封装: 48-LQFP(7x7)
包装: 带卷 (TR)
配用: EVAL-ADAU1701MINIZ-ND - BOARD EVAL SIGMADSP AUD ADAU1701
ADAU1701
Rev. B | Page 39 of 52
2076 (0x081C)—DSP CORE CONTROL REGISTER
Table 45. DSP Core Control Register Bit Map
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Default
RSVD
GD1
GD0
RSVD
AACW
GPCW
IFCW
IST
ADM
DAM
CR
SR1
SR0
0x0000
Table 46. DSP Core Control Register
Bit Name
Description
GPIO Debounce Control. Sets debounce time of multipurpose pins that are set as GPIO inputs.
GD[1:0]
Time (ms)
00
20
01
40
10
GD[1:0]
11
5
AACW
Auxiliary ADC Data Registers Control Port Write Mode. Setting this bit allows data to be written directly to the
auxiliary ADC data registers (2057 to 2060) from the control port. When this bit is set, the auxiliary ADC data
registers ignore the settings on the multipurpose pins.
GPCW
GPIO Pin Setting Register Control Port Write Mode. When this bit is set, the GPIO pin setting register (2056) can
be written to directly from the control port and this register ignores the input settings on the multipurpose
pins.
IFCW
Interface Registers Control Port Write Mode. When this bit is set, data can be written directly to the interface
registers (2048 to 2055) from the control port. In that state, the interface registers are not written from the
SigmaDSP program.
IST
Initiate Safeload Transfer. Setting this bit to 1 initiates a safeload transfer to the parameter RAM. This bit is
automatically cleared when the operation is complete. There are five safeload register pairs (address/data);
only those registers that have been written since the last safeload event are transferred to the parameter RAM.
ADM
Mute ADCs. This bit mutes the output of the ADCs. The bit defaults to 0 and is active low; therefore, it must be
set to 1 to transmit audio signals from the ADCs.
DAM
Mute DACs. This bit mutes the output of the DACs. The bit defaults to 0 and is active low; therefore, it must be
set to 1 to transmit audio signals from the DACs.
CR
Clear Internal Registers to 0. This bit defaults to 0 and is active low. It must be set to 1 for a signal to pass
through the SigmaDSP core.
SR[1:0]
Sample Rate. These bits set the number of DSP instructions for every sample and the sample rate at which the
ADAU1701 operates. At the default setting of 1×, there are 1024 instructions per audio sample. This setting
should be used with sample rates such as 48 kHz and 44.1 kHz.
At the 2× setting, the number of instructions per frame is halved to 512 and the ADCs and DACs nominally run
at a 96 kHz sample rate.
At the 4× setting, there are 256 instructions per cycle and the converters run at a 192 kHz sample rate.
SR[1:0]
Setting
00
1× (1024 instructions)
01
2× (512 instructions)
10
4× (256 instructions)
11
Reserved
相关PDF资料
PDF描述
ADAU1702JSTZ-RL IC AUDIO PROC 2ADC/4DAC 48-LQFP
ADAV4601BSTZ IC AUDIO CODEC PROCESSOR 80-LQFP
ADAV4622BSTZ IC AUD PRO ATV/SIF DECODE 80LQFP
ADCLK846BCPZ-REEL7 IC CLK BUFFER 1:6 1.2GHZ 24LFCSP
ADCLK854BCPZ IC CLOCK BUFFER MUX 2:12 48LFCSP
相关代理商/技术参数
参数描述
ADAU1701MINIBZ 制造商:Analog Devices 功能描述:EVAL BD SIGMADSPMULTICHANAUDIO PROCESSOR - Bulk
ADAU1702 制造商:AD 制造商全称:Analog Devices 功能描述:SigmaDSP 28-56-Bit Audio Processor with Two ADCs and Four DACs
ADAU1702JSTZ 功能描述:IC AUDIO PROC 2ADC/4DAC 48-LQFP RoHS:是 类别:集成电路 (IC) >> 线性 - 音频处理 系列:SigmaDSP® 其它有关文件:STA321 View All Specifications 标准包装:1 系列:Sound Terminal™ 类型:音频处理器 应用:数字音频 安装类型:表面贴装 封装/外壳:64-LQFP 裸露焊盘 供应商设备封装:64-LQFP EP(10x10) 包装:Digi-Reel® 其它名称:497-11050-6
ADAU1702JSTZ-RL 功能描述:IC AUDIO PROC 2ADC/4DAC 48-LQFP RoHS:是 类别:集成电路 (IC) >> 线性 - 音频处理 系列:SigmaDSP® 其它有关文件:STA321 View All Specifications 标准包装:1 系列:Sound Terminal™ 类型:音频处理器 应用:数字音频 安装类型:表面贴装 封装/外壳:64-LQFP 裸露焊盘 供应商设备封装:64-LQFP EP(10x10) 包装:Digi-Reel® 其它名称:497-11050-6
ADAU1761 制造商:AD 制造商全称:Analog Devices 功能描述:SigmaDSP Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL