- 您现在的位置：买卖IC网 > PDF目录223307 > ADC1113D125HN (NXP Semiconductors N.V.) Dual 11 bits ADC; 125 Msps; serial JESD204A PDF资料下载
参数资料
| 型号： | ADC1113D125HN |
| 厂商： | NXP Semiconductors N.V. |
| 元件分类： | 外设及接口 |
| 英文描述： | Dual 11 bits ADC; 125 Msps; serial JESD204A |
| 封装： | ADC1113D125HN/C1<SOT684-7 (HVQFN56)|<<http://www.nxp.com/packages/SOT684-7.html<1<Always Pb-free,;ADC1113D125HN/C1<SOT684-7 (HVQFN56)|<<http://www.nxp.com/packages/SOT684 |
| 文件页数： | 4/41页 |
| 文件大小： | 536K |
| 代理商： | ADC1113D125HN |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页
ADC1113D125
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 3 — 10 February 2011
12 of 41
NXP Semiconductors
ADC1113D125
Dual 11-bit ADC; serial JESD204A interface
11. Application information
11.1 Analog inputs
11.1.1 Input stage description
The analog input of the ADC1113D125 supports a differential or a single-ended input
drive. Optimal performance is achieved using differential inputs with the common-mode
input voltage (VI(cm)) on pins INP and INM set to 0.5VDDA.
The full-scale analog input voltage range is configurable between 1 V (p-p) and 2 V (p-p)
via a programmable internal reference (see Section 11.2 and Table 21).
Figure 6 shows the equivalent circuit of the sample-and-hold input stage, including
ElectroStatic Discharge (ESD) protection and circuit and package parasitics.
The sample phase occurs when the internal clock (derived from the clock signal on pin
CLKP/CLKM) is HIGH. The voltage is then held on the sampling capacitors. When the
clock signal goes LOW, the stage enters the hold phase and the voltage information is
transmitted to the ADC core.
11.1.2 Anti-kickback circuitry
Anti-kickback circuitry (R-C filter in Figure 7) is needed to counteract the effects of a
charge injection generated by the sampling capacitance.
The RC filter is also used to filter noise from the signal before it reaches the sampling
stage. The value of the capacitor should be chosen to maximize noise attenuation without
degrading the settling time excessively.
Fig 6.
Input sampling circuit
005aaa069
INAP
INBP
package
ESD
parasitics
switch
Ron = 15 Ω
4 pF
Cs
switch
Ron = 15 Ω
INAM
INBM
1, 14
2, 13
internal
clock
internal
clock
相关PDF资料 |
PDF描述 |
|---|---|
| ADC1113D125W1 | |
| ADC1113S125HN | Single 11 bits ADC; 125Msps; serial JESD204A |
| ADC1213D065HN | Dual 12-bit ADC; 65 Msps |
| ADD223AB7 | FIBER OPTIC ADD/DROP MUX/DEMUX, LC/UPC CONNECTOR |
| ADE-ED7795/1+ | 100 MHz - 1536 MHz RF/MICROWAVE DOUBLE BALANCED MIXER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADC1113D125HN/C1 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Dual 11-bit ADC; serial JESD204A interface |
| ADC1113D125HN/C1,5 | 功能描述:模数转换器 - ADC DUAL 11b ADC 125MSPS RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ADC1113D125HNC1 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Dual 11-bit ADC; serial JESD204A interface |
| ADC1113D125HN-C1 | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。