参数资料
型号: ADF4351BCPZ
厂商: Analog Devices Inc
文件页数: 20/28页
文件大小: 0K
描述: IC SYNTH PLL VCO 32LFCSP
标准包装: 1
类型: 扇出配送,分数-N,整数-N,时钟/频率合成器(RF)
PLL:
输入: CMOS,TTL
输出: 时钟
电路数: 1
比率 - 输入:输出: 1:3
差分 - 输入:输出: 无/无
频率 - 最大: 4.4GHz
除法器/乘法器: 是/是
电源电压: 3 V ~ 3.6 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 32-VFQFN 裸露焊盘,CSP
供应商设备封装: 32-LFCSP(5x5)
包装: 托盘
Data Sheet
ADF4351
Rev. 0 | Page 27 of 28
OUTPUT MATCHING
For optimum operation, the output of the ADF4351 can be
matched in a number of ways; the most basic method is to con-
nect a 50 resistor to VVCO. A dc bypass capacitor of 100 pF is
connected in series, as shown in Figure 37. Because the resistor
is not frequency dependent, this method provides a good broad-
band match. When connected to a 50 load, this circuit typically
gives a differential output power equal to the value selected by
Bits[DB4:DB3] in Register 4 (R4).
100pF
09800-
037
RFOUT
VVCO
50
Figure 37. Simple Output Stage
A better solution is to use a shunt inductor (acting as an RF choke)
to VVCO. This solution gives a better match and, therefore, more
output power.
Experiments have shown that the circuit shown in Figure 38
provides an excellent match to 50 for the W-CDMA UMTS
Band 1 (2110 MHz to 2170 MHz). The maximum output power
in this case is approximately 5 dBm. Both single-ended archi-
tectures can be examined using the EVAL-ADF4351EB1Z
evaluation board.
3.9nF
1nF
09800-
038
RFOUT
VVCO
50
Figure 38. Optimum Output Stage
If differential outputs are not needed, the unused output can be
terminated, or both outputs can be combined using a balun.
A balun using discrete inductors and capacitors can be imple-
mented with the architecture shown in Figure 39. The LC balun
comprises Component L1 and Component C1. L2 provides a dc
path for RFOUTA, and Capacitor C2 is used for dc blocking.
L1
C1
50
RFOUTA+
RFOUTA–
VVCO
C2
L2
09800-
039
Figure 39. LC Balun for the ADF4351
Table 8. LC Balun Components
Frequency
Range (MHz)
Inductor L1 (nH)
Capacitor C1 (pF)
RF Choke
Inductor L2 (nH)
DC Blocking
Capacitor C2 (pF)
Measured Output
Power (dBm)
137 to 300
100
10
390
1000
9
300 to 460
51
5.6
180
120
10
400 to 600
30
5.6
120
10
600 to 900
18
4
68
120
10
860 to 1240
12
2.2
39
10
9
1200 to 1600
5.6
1.2
15
10
9
1600 to 3600
3.3
0.7
10
8
2800 to 3800
2.2
0.5
10
8
相关PDF资料
PDF描述
ADF4360-0BCPZRL7 IC SYNTHESIZER VCO 24LFCSP
ADF4360-1BCPZRL7 IC SYNTHESIZER VCO 24LFCSP
ADF4360-2BCPZRL7 IC SYNTHESIZER VCO 24LFCSP
ADF4360-3BCPZRL7 IC SYNTHESIZER VCO 24LFCSP
ADF4360-4BCPZRL7 IC SYNTHESIZER VCO 24LFCSP
相关代理商/技术参数
参数描述
ADF4351BCPZ-RL7 功能描述:IC SYNTH PLL VCO 32LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS,LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP(7x7) 包装:带卷 (TR)
ADF4351BCPZ-U5 制造商:Analog Devices 功能描述:- Rail/Tube
ADF4351BCPZ-U6 制造商:Analog Devices 功能描述:WIDEBAND SYNTHESIZER WITH INTEGRATED VCO - Rail/Tube
ADF4355-2BCPZ 功能描述:IC INTEGRATED SYNTH/VCO 32LFCSP 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:有效 类型:* PLL:是 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:2 差分 - 输入:输出:无/无 频率 - 最大值:4.4GHz 分频器/倍频器:是/是 电压 - 电源:3.15 V ~ 3.45 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:32-WFQFN 裸露焊盘,CSP 供应商器件封装:32-LFCSP-WQ(5x5) 标准包装:1
ADF4355-2BCPZ-RL7 功能描述:IC INTEGRATED SYNTH/VCO 32LFCSP 制造商:analog devices inc. 系列:- 包装:带卷(TR) 零件状态:有效 类型:* PLL:是 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:2 差分 - 输入:输出:无/无 频率 - 最大值:4.4GHz 分频器/倍频器:是/是 电压 - 电源:3.15 V ~ 3.45 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:32-WFQFN 裸露焊盘,CSP 供应商器件封装:24-LFCSP-WQ(4x4) 标准包装:1,500