参数资料
| 型号： | ADF4351BCPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 4/28页 |
| 文件大小： | 0K |
| 描述： | IC SYNTH PLL VCO 32LFCSP |
| 标准包装： | 1 |
| 类型： | 扇出配送，分数-N，整数-N，时钟/频率合成器（RF） |
| PLL： | 是 |
| 输入： | CMOS，TTL |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:3 |
| 差分 - 输入:输出： | 无/无 |
| 频率 - 最大： | 4.4GHz |
| 除法器/乘法器： | 是/是 |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 32-LFCSP（5x5） |
| 包装： | 托盘 |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
ADF4351
Data Sheet
Rev. 0 | Page 12 of 28
MUXOUT AND LOCK DETECT
The multiplexer output on the ADF4351 allows the user to access
various internal points on the chip. The state of MUXOUT is
controlled by the M3, M2, and M1 bits in Register 2 (see Figure 26).
Figure 19 shows the MUXOUT section in block diagram form.
DGND
DVDD
CONTROL
MUX
MUXOUT
ANALOG LOCK DETECT
DIGITAL LOCK DETECT
R COUNTER OUTPUT
N DIVIDER OUTPUT
DGND
RESERVED
THREE-STATE OUTPUT
DVDD
09800-
008
Figure 19. MUXOUT Schematic
INPUT SHIFT REGISTERS
The ADF4351 digital section includes a 10-bit RF R counter,
a 16-bit RF N counter, a 12-bit FRAC counter, and a 12-bit
modulus counter. Data is clocked into the 32-bit shift register
on each rising edge of CLK. The data is clocked in MSB first.
Data is transferred from the shift register to one of six latches
on the rising edge of LE. The destination latch is determined by
the state of the three control bits (C3, C2, and C1) in the shift
register. As shown in Figure 2, the control bits are the three LSBs:
DB2, DB1, and DB0. Table 6 shows the truth table for these bits.
Figure 23 summarizes how the latches are programmed.
Table 6. Truth Table for the C3, C2, and C1 Control Bits
Control Bits
Register
C3
C2
C1
0
Register 0 (R0)
0
1
Register 1 (R1)
0
1
0
Register 2 (R2)
0
1
Register 3 (R3)
1
0
Register 4 (R4)
1
0
1
Register 5 (R5)
PROGRAM MODES
modes are set up in the ADF4351.
The following settings in the ADF4351 are double buffered: phase
value, modulus value, reference doubler, reference divide-by-2,
R counter value, and charge pump current setting. Before the part
uses a new value for any double-buffered setting, the following
two events must occur:
1. The new value is latched into the device by writing to the
appropriate register.
2. A new write is performed on Register 0 (R0).
For example, any time that the modulus value is updated,
Register 0 (R0) must be written to, to ensure that the modulus
value is loaded correctly. The divider select value in Register 4
(R4) is also double buffered, but only if the DB13 bit of
Register 2 (R2) is set to 1.
VCO
The VCO core in the ADF4351 consists of three separate VCOs,
each of which uses 16 overlapping bands, as shown in Figure 20,
to allow a wide frequency range to be covered without a large
VCO sensitivity (KV) and resultant poor phase noise and spur-
ious performance.
3.0
2.5
2.0
1.5
1.0
0.5
0
2.0
2.5
3.0
3.5
4.0
4.5
V
T
UNE
(V)
FREQUENCY (GHz)
09800-
120
Figure 20. VTUNE vs. Frequency
The correct VCO and band are selected automatically by the
VCO and band select logic at power-up or whenever Register 0
(R0) is updated.
VCO and band selection take 10 PFD cycles multiplied by the
value of the band select clock divider. The VCO VTUNE is discon-
nected from the output of the loop filter and is connected to an
internal reference voltage.
相关PDF资料 |
PDF描述 |
|---|---|
| ADF4360-0BCPZRL7 | IC SYNTHESIZER VCO 24LFCSP |
| ADF4360-1BCPZRL7 | IC SYNTHESIZER VCO 24LFCSP |
| ADF4360-2BCPZRL7 | IC SYNTHESIZER VCO 24LFCSP |
| ADF4360-3BCPZRL7 | IC SYNTHESIZER VCO 24LFCSP |
| ADF4360-4BCPZRL7 | IC SYNTHESIZER VCO 24LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADF4351BCPZ-RL7 | 功能描述:IC SYNTH PLL VCO 32LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS，LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP（7x7） 包装:带卷 (TR) |
| ADF4351BCPZ-U5 | 制造商:Analog Devices 功能描述:- Rail/Tube |
| ADF4351BCPZ-U6 | 制造商:Analog Devices 功能描述:WIDEBAND SYNTHESIZER WITH INTEGRATED VCO - Rail/Tube |
| ADF4355-2BCPZ | 功能描述:IC INTEGRATED SYNTH/VCO 32LFCSP 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:有效 类型:* PLL:是 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:2 差分 - 输入:输出:无/无 频率 - 最大值:4.4GHz 分频器/倍频器:是/是 电压 - 电源:3.15 V ~ 3.45 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:32-WFQFN 裸露焊盘，CSP 供应商器件封装:32-LFCSP-WQ（5x5） 标准包装:1 |
| ADF4355-2BCPZ-RL7 | 功能描述:IC INTEGRATED SYNTH/VCO 32LFCSP 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:有效 类型:* PLL:是 输入:时钟 输出:时钟 电路数:1 比率 - 输入:输出:1:2 差分 - 输入:输出:无/无 频率 - 最大值:4.4GHz 分频器/倍频器:是/是 电压 - 电源:3.15 V ~ 3.45 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:32-WFQFN 裸露焊盘，CSP 供应商器件封装:24-LFCSP-WQ（4x4） 标准包装:1,500 |
发布紧急采购，3分钟左右您将得到回复。