参数资料
| 型号： | ADN2807ACPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 14/20页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK/DATA RECOVERY 48LFCSP |
| 标准包装： | 1 |
| 类型： | 时钟和数据恢复（CDR），多路复用器 |
| PLL： | 是 |
| 主要目的： | SONET/SDH，STM |
| 输入： | CML |
| 输出： | CML |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:2 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 622MHz |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 48-LFCSP |
| 包装： | 托盘 |
ADN2807
Rev. A | Page 3 of 20
SPECIFICATIONS
Table 1. TA = TMIN to TMAX, VCC = VMIN to VMAX, VEE = 0 V, CF = 4.7 F, SLICEP = SLICEN = VCC, unless otherwise noted
Parameter
Conditions
Min
Typ
Max
Unit
QUANTIZER–DC CHARACTERISTICS
Input Voltage Range
@ PIN or NIN, dc-coupled
0
1.2
V
Peak-to-Peak Differential Input
2.4
V
Input Common-Mode Level
DC-coupled (See Figure 26)
0.4
V
Differential Input Sensitivity
PINNIN, ac-coupled1, BER = 1 × 10–10
4
10
mV p-p
Input Overdrive
See Figure 8
2
5
mV p-p
Input Offset
500
V
Input RMS Noise
BER = 1 × 10–10
244
V rms
QUANTIZER–AC CHARACTERISTICS
Small Signal Gain
Differential
54
dB
Input Resistance
Differential
100
Input Capacitance
0.65
pF
Pulse-Width Distortion2
10
ps
QUANTIZER SLICE ADJUSTMENT
Gain
SliceP – SliceN = ±0.5 V
0.11
0.20
0.30
V/V
Control Voltage Range
SliceP – SliceN
–0.8
+0.8
V
@ SliceP or SliceN
1.3
VCC
V
Slice Threshold Offset
±1.0
mV
LEVEL SIGNAL DETECT (SDOUT)
Level Detect Range (See Figure 4)
RTHRESH = 2 k
9.4
13.3
18.0
mV
RTHRESH = 20 k
2.5
5.3
7.6
mV
RTHRESH = 90 k
0.7
3.0
5.2
mV
Response Time
DC-coupled
0.1
0.3
5
s
Hysteresis (Electrical)
OC-12, PRBS 223
RTHRESH = 2 k
4.7
6.4
7.8
dB
RTHRESH = 20 k
1.8
6.0
10.0
dB
RTHRESH = 90 k
6.3
dB
RTHRESH = 90 k @ 25°C
4.8
6.9
8.9
dB
OC-3, PRBS 223
RTHRESH = 2 k
3.6
6.2
8.5
dB
RTHRESH = 20 k
5.6
dB
RTHRESH = 90 k
5.6
dB
RTHRESH = 90 k @ 25°C
3.4
6.6
9.9
dB
OC-12, PRBS 27
RTHRESH = 2 k
5.7
6.6
7.8
dB
RTHRESH = 20 k
3.9
6.2
8.5
dB
RTHRESH = 90 k
3.2
6.7
9.9
dB
OC-3, PRBS 27
RTHRESH = 2 k
5.4
6.6
7.7
dB
RTHRESH = 20 k
4.6
6.4
8.2
dB
RTHRESH = 90 k
3.9
6.8
9.7
dB
LOSS-OF-LOCK DETECTOR (LOL)
Loss-of-Lock Response Time
From fVCO error > 1000 ppm
60
mV
POWER SUPPLY VOLTAGE
3.0
3.3
3.6
V
POWER SUPPLY CURRENT
150
164
215
mA
相关PDF资料 |
PDF描述 |
|---|---|
| ADN2811ACPZ-CML | IC CLK/DATA REC W/AMP 48-LFCSP |
| ADN2812ACPZ-RL7 | IC CLOCK/DATA RECOVERY 32LFCSP |
| ADN2813ACPZ-500RL7 | IC CLK/DATA REC 1.25GBPS 32LFCSP |
| ADN2814ACPZ-500RL7 | IC CLK/DATA REC 675MBPS 32-LFCSP |
| ADN2815ACPZ | IC CLK/DATA REC 1.25GBPS 32LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADN2807ACPZ-RL | 功能描述:IC CLOCK/DATA RECOVERY 48LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:28 系列:- 类型:时钟/频率发生器 PLL:是 主要目的:Intel CPU 服务器 输入:时钟 输出:LVCMOS 电路数:1 比率 - 输入:输出:3:22 差分 - 输入:输出:无/是 频率 - 最大:400MHz 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 85°C 安装类型:表面贴装 封装/外壳:64-TFSOP （0.240"，6.10mm 宽） 供应商设备封装:64-TSSOP 包装:管件 |
| ADN2809 | 制造商:AD 制造商全称:Analog Devices 功能描述:Multi-Rate to 2.7Gbps Clock and Data Recovery IC with Limiting Amplifier |
| ADN2809XCP | 制造商:AD 制造商全称:Analog Devices 功能描述:Multi-Rate to 2.7Gbps Clock and Data Recovery IC with Limiting Amplifier |
| ADN2809XCP-RL | 制造商:AD 制造商全称:Analog Devices 功能描述:Multi-Rate to 2.7Gbps Clock and Data Recovery IC with Limiting Amplifier |
| ADN2811 | 制造商:AD 制造商全称:Analog Devices 功能描述:OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp |
发布紧急采购，3分钟左右您将得到回复。