参数资料
型号: ADN2811ACPZ-CML
厂商: Analog Devices Inc
文件页数: 14/20页
文件大小: 0K
描述: IC CLK/DATA REC W/AMP 48-LFCSP
标准包装: 1
类型: 时钟和数据恢复(CDR),多路复用器
PLL:
主要目的: SONET/SDH,STM
输入: CML
输出: CML
电路数: 1
比率 - 输入:输出: 1:2
差分 - 输入:输出: 是/是
频率 - 最大: 2.66GHz
电源电压: 3 V ~ 3.6 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 48-VFQFN 裸露焊盘,CSP
供应商设备封装: 48-LFCSP
包装: 托盘
ADN2811
Rev. B | Page 3 of 20
SPECIFICATIONS
Table 1. TA = TMIN to TMAX, VCC = VMIN to VMAX, VEE = 0 V, CF = 4.7 F, SLICEP = SLICEN = VCC, unless otherwise noted
Parameter
Conditions
Min
Typ
Max
Unit
QUANTIZER—DC CHARACTERISTICS
Input Voltage Range
@ PIN or NIN, DC-Coupled
0
1.2
V
Peak-to-Peak Differential Input
2.4
V
Input Common-Mode Level
DC-Coupled. (See Figure 24)
0.4
V
Differential Input Sensitivity
PIN–NIN, AC-Coupled1, BER = 1 × 1010
4
10
mV p-p
Input Overdrive
2
5
mV p-p
Input Offset
500
V
Input rms Noise
BER = 1 × 1010
244
V rms
QUANTIZER—AC CHARACTERISTICS
Upper –3 dB Bandwidth
1.9
GHz
Small Signal Gain
Differential
54
dB
S11
@ 2.5 GHz
15
dB
Input Resistance
Differential
100
Input Capacitance
0.65
pF
Pulse Width Distortion2
10
ps
QUANTIZER SLICE ADJUSTMENT
Gain
SliceP–SliceN = ±0.5 V
0.115
0.200
0.300
V/V
Control Voltage Range
SliceP–SliceN
0.8
+0.8
V
@ SliceP or SliceN
1.3
VCC
V
Slice Threshold Offset
±1.0
mV
LEVEL SIGNAL DETECT (SDOUT)
Level Detect Range (See Figure 4)
RTHRESH = 2 k
9.4
13.3
18.0
mV
RTHRESH = 20 k
2.5
5.3
7.6
mV
RTHRESH = 90 k
0.7
3.0
5.2
mV
Response Time, DC-Coupled
0.1
0.3
5
s
Hysteresis (Electrical), PRBS 223
RTHRESH = 2 k
5.6
6.6
7.8
dB
RTHRESH = 20 k
3.9
6.1
8.5
dB
RTHRESH = 90 k
3.2
6.7
9.9
dB
LOSS OF LOCK DETECT (LOL)
LOL Response Time
From fVCO error > 1000 ppm
60
s
POWER SUPPLY VOLTAGE
3.0
3.3
3.6
V
POWER SUPPLY CURRENT
150
164
215
mA
PHASE-LOCKED LOOP CHARACTERISTICS
PIN–NIN = 10 mV p-p
Jitter Transfer BW
OC-48
590
880
kHz
Jitter Peaking
OC-48
0.025
dB
Jitter Generation
OC-48, 12 kHz–20 MHz
0.0033
UI rms
0.05
0.09
UI p-p
Jitter Tolerance
OC-48 (See Figure 11)
600 Hz
923
UI p-p
6 kHz
203
UI p-p
100 kHz
5.5
UI p-p
1 MHz
1.03
UI p-p
CML OUTPUTS (CLKOUTP/N, DATAOUTP/N)
Single-Ended Output Swing
VSE (See Figure 5)
300
455
600
mV
Differential Output Swing
VDIFF (See Figure 5)
600
910
1200
mV
Output High Voltage
VOH
VCC
V
Output Low Voltage
VOL
VCC 0.6
VCC 0.3
V
Rise Time
20% to 80%
84
150
ps
Fall time
80% to 20%
84
150
ps
相关PDF资料
PDF描述
ADN2812ACPZ-RL7 IC CLOCK/DATA RECOVERY 32LFCSP
ADN2813ACPZ-500RL7 IC CLK/DATA REC 1.25GBPS 32LFCSP
ADN2814ACPZ-500RL7 IC CLK/DATA REC 675MBPS 32-LFCSP
ADN2815ACPZ IC CLK/DATA REC 1.25GBPS 32LFCSP
ADN2816ACPZ-500RL7 IC CLK/DATA REC 675MBPS 32-LFCSP
相关代理商/技术参数
参数描述
ADN2811ACPZ-CML-RL 功能描述:IC CLK DATA REC SDH 2.66GHZ 制造商:analog devices inc. 系列:- 包装:带卷(TR) 零件状态:上次购买时间 PLL:是 主要用途:SONET/SDH,STM 输入:CML 输出:CML 电路数:1 比率 - 输入:输出:1:2 差分 - 输入:输出:是/是 频率 - 最大值:2.66GHz 电压 - 电源:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘 供应商器件封装:48-LFCSP(7x7) 标准包装:1
ADN2812 制造商:AD 制造商全称:Analog Devices 功能描述:Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
ADN2812ACP 制造商:Analog Devices 功能描述:IC CLOCK/DATA RECOVERY
ADN2812ACP-RL 制造商:Analog Devices 功能描述:Clock and Data Recovery 32-Pin LFCSP EP T/R
ADN2812ACP-RL7 制造商:Analog Devices 功能描述:Clock and Data Recovery 32-Pin LFCSP EP T/R