- 您现在的位置：买卖IC网 > PDF目录1989 > ADN2811ACPZ-CML (Analog Devices Inc)IC CLK/DATA REC W/AMP 48-LFCSP PDF资料下载
参数资料
| 型号： | ADN2811ACPZ-CML |
| 厂商： | Analog Devices Inc |
| 文件页数： | 17/20页 |
| 文件大小： | 0K |
| 描述： | IC CLK/DATA REC W/AMP 48-LFCSP |
| 标准包装： | 1 |
| 类型： | 时钟和数据恢复（CDR），多路复用器 |
| PLL： | 是 |
| 主要目的： | SONET/SDH，STM |
| 输入： | CML |
| 输出： | CML |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:2 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 2.66GHz |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 48-LFCSP |
| 包装： | 托盘 |
ADN2811
Rev. B | Page 6 of 20
PIN CONFIGURATION AND FUNCTIONAL DESCRIPTIONS
PIN 1
INDICATOR
TOP VIEW
ADN2811
THRADJ 1
VCC 2
VEE 3
VREF 4
PIN 5
NIN 6
SLICEP 7
SLICEN 8
VEE 9
LOL 10
XO1 11
XO2 12
RE
FCLKN
1
3
REFCLKP
14
R
E
FSEL
15
VEE
16
TDINP
17
TDINN
1
8
VEE
19
V
CC
2
0
C
F
1
21
VEE
22
R
E
FSEL1
23
R
E
FSEL0
24
36 VCC
35 VCC
34 VEE
33 VEE
32 NC
31 NC
30 RATE
29 VEE
28 VCC
27 VEE
26 VCC
25 CF2
48
LOOPEN
47
VC
C
46
VEE
45
SD
OU
T
44
B
Y
PA
SS
43
VEE
42
VEE
4
1
CLK
O
UTP
4
0
CLK
O
UTN
39
SQ
U
E
LC
H
3
8
DATAOUTP
3
7
DATAOUTN
03019-B
-002
Figure 2. Pin Configuration
Table 3. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
THRADJ
AI
LOS Threshold Setting Resistor.
2, 26, 28, Pad
VCC
P
Analog Supply.
3, 9, 16, 19, 22, 27,
29, 33, 34, 42, 43, 46
VEE
P
Ground.
4
VREF
AO
Internal VREF Voltage. Decouple to GND with a 0.1 F capacitor.
5
PIN
AI
Differential Data Input. CML.
6
NIN
AI
Differential Data Input. CML.
7
SLICEP
AI
Differential Slice Level Adjust Input.
8
SLICEN
AI
Differential Slice Level Adjust Input.
10
LOL
DO
Loss of Lock Indicator. LVTTL active high.
11
XO1
AO
Crystal Oscillator.
12
XO2
AO
Crystal Oscillator.
13
REFCLKN
DI
Differential REFCLK Input. LVTTL, LVCMOS, LVPECL, LVDS (LVPECL, LVDS only at 155.52 MHz).
14
REFCLKP
DI
Differential REFCLK Input. LVTTL, LVCMOS, LVPECL, LVDS (LVPECL, LVDS only at 155.52 MHz).
15
REFSEL
DI
Reference Source Select. 0 = on-chip oscillator with external crystal; 1 = external clock source, LVTTL.
17
TDINP
AI
Differential Test Data Input.
18
TDINN
AI
Differential Test Data Input.
20, 47
VCC
P
Digital Supply.
21
CF1
AO
Frequency Loop Capacitor.
23
REFSEL1
DI
Reference Frequency Select (See Table 5) LVTTL.
24
REFSEL0
DI
Reference Frequency Select (See Table 5) LVTTL.
25
CF2
AO
Frequency Loop Capacitor.
30
RATE
DI
Data Rate Select (See Table 4) LVTTL.
31, 32
NC
DI
No Connect.
35, 36
VCC
P
Output Driver Supply.
37
DATAOUTN
DO
Differential Retimed Data Output. CML.
38
DATAOUTP
DO
Differential Retimed Data Output. CML.
39
SQUELCH
DI
Disable Clock and Data Outputs. Active high. LVTTL.
40
CLKOUTN
DO
Differential Recovered Clock Output. CML.
41
CLKOUTP
DO
Differential Recovered Clock Output. CML.
44
BYPASS
DI
Bypass CDR Mode. Active high. LVTTL.
45
SDOUT
DO
Loss of Signal Detect Output. Active high. LVTTL.
48
LOOPEN
DI
Enable Test Data Inputs. Active high. LVTTL.
1 Type: P = Power, AI = Analog Input, AO = Analog Output, DI = Digital Input, DO = Digital Output
相关PDF资料 |
PDF描述 |
|---|---|
| ADN2812ACPZ-RL7 | IC CLOCK/DATA RECOVERY 32LFCSP |
| ADN2813ACPZ-500RL7 | IC CLK/DATA REC 1.25GBPS 32LFCSP |
| ADN2814ACPZ-500RL7 | IC CLK/DATA REC 675MBPS 32-LFCSP |
| ADN2815ACPZ | IC CLK/DATA REC 1.25GBPS 32LFCSP |
| ADN2816ACPZ-500RL7 | IC CLK/DATA REC 675MBPS 32-LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADN2811ACPZ-CML-RL | 功能描述:IC CLK DATA REC SDH 2.66GHZ 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:上次购买时间 PLL:是 主要用途:SONET/SDH，STM 输入:CML 输出:CML 电路数:1 比率 - 输入:输出:1:2 差分 - 输入:输出:是/是 频率 - 最大值:2.66GHz 电压 - 电源:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘 供应商器件封装:48-LFCSP（7x7） 标准包装:1 |
| ADN2812 | 制造商:AD 制造商全称:Analog Devices 功能描述:Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp |
| ADN2812ACP | 制造商:Analog Devices 功能描述:IC CLOCK/DATA RECOVERY |
| ADN2812ACP-RL | 制造商:Analog Devices 功能描述:Clock and Data Recovery 32-Pin LFCSP EP T/R |
| ADN2812ACP-RL7 | 制造商:Analog Devices 功能描述:Clock and Data Recovery 32-Pin LFCSP EP T/R |
发布紧急采购，3分钟左右您将得到回复。