- 您现在的位置：买卖IC网 > PDF目录16847 > ADN8830ACPZ (Analog Devices Inc)IC CTRLR THERMO COOLER 32-LFCSP PDF资料下载
参数资料
| 型号： | ADN8830ACPZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 18/22页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR THERMO COOLER 32-LFCSP |
| 标准包装： | 1 |
| 应用： | 热电冷却器 |
| 电流 - 电源： | 8mA |
| 电源电压： | 3.3 V ~ 5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 32-LFCSP-VQ（5x5） |
| 包装： | 托盘 |
| 产品目录页面： | 789 (CN2011-ZH PDF) |
| 其它名称： | 015-0070 Q2376189 |
ADN8830
The voltmeter to the TEC or output load should include the series
ammeter since the power delivered to the ammeter is considered part
POWER SUPPLY
of the total output power. However, the voltmeter measuring the
voltage delivered to the ADN8830 circuit should not include the
V DD
GND
series ammeter from the power supply. This prevents a false supply
voltage power measurement since we are interested only in the
supply voltage power delivered to the ADN8830 circuit. Figures 16
and 17 show some efficiency measurements using the typical appli-
AVDD
AGND
NOISE
SENSITIVE
SECTION
PGND
OUTPUT
SECTION
PVDD
TEC
OR
LOAD
cation circuit shown in Figure 1.
100
80
60
40
20
0
V SY = 3V
V SY = 5V
Figure 18. Using Star Connections to Minimize
Noise Pickup from Switched Output
The low noise power and ground are referred to as AVDD and
AGND, with the output supply and ground paths labeled PVDD
and PGND. These pins are labeled on the ADN8830 and should
be connected appropriately. Both sets of external FETs should be
connected to PVDD and PGND. All output filtering and PVDD
supply bypass capacitors should be connected to PGND.
All remaining connections to ground and power supply should be
done through AVDD and AGND. A 4-layer board layout is rec-
ommended for best performance with split power and ground
planes between the top and bottom layers. This provides the
lowest impedance for both supply and ground points. Setting the
0
500
1,000
I TEC (mA)
1,500
2,000
ADN8830 above the AGND plane will reduce the potential noise
injection into the device. Figure 19 shows the top layer of the
Figure 16. Efficiency with f CLK = 1 MHz
layout used for the ADN8830 evaluation boards, highlighting the
power and ground split planes.
100
V SY = 3V
80
V SY = 5V
60
40
20
0
0
500
1,000
1,500
2,000
I TEC (mA)
Figure 17. Efficiency with f CLK = 200 kHz
Note that higher efficiency can be achieved using a lower supply
voltage or a slower clock frequency. This is due to the fact that the
dominant source of power dissipation at high clock frequencies is the
gate charge loss on the PWM transistors.
Layout Considerations
The two key considerations for laying out the board for the
ADN8830 are to minimize both the series resistance in the output
and the potential noise pickup in the precision input section. The
best way to accomplish both of these objectives is to divide the
layout into two sections, one for the output components and the
other for the remainder of the circuit. These sections should have
independent power supply and ground current paths that are each
connected together at a single point near the power supply. This is
used to minimize power supply and ground voltage bounce on the
more sensitive input stages to the ADN8830 caused by the switch-
ing of the PWM output. Such a layout technique is referred to as a
“star” ground and supply connection. Figure 18 shows a block dia-
Figure 19. Top Layer Reference Layout for ADN8830
Proper supply voltage bypassing should also be taken into consid-
eration to minimize the ripple voltage on the power supply. A
minimum bypass capacitance of 10 μ F should be placed in close
proximity to each component connected to the power supply. This
includes Pins 8 and 20 on the ADN8830 and both external PMOS
transistors. An additional 0.1 μ F capacitor should be placed in
parallel to each 10 μ F capacitor to provide bypass for high fre-
quency noise. Using a large bulk capacitor, 100 μ F or greater, in
parallel with a low ESR capacitor where AVDD and PVDD con-
nect will further improve voltage supply ripple. This is covered in
more detail in the Power Supply Ripple section.
gram of the concept.
–18 –
REV. D
相关PDF资料 |
PDF描述 |
|---|---|
| MAX674CSA+T | IC VREF SERIES PREC 10V 8-SOIC |
| RSC06DRXN-S734 | CONN EDGECARD 12POS DIP .100 SLD |
| SDR1006-100ML | INDUCTOR POWER 10UH 2.6A SMD |
| AD9520-4/PCBZ | BOARD EVAL FOR AD9520-4 |
| AD9520-1/PCBZ | BOARD EVAL FOR AD9520-1 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADN8830ACPZ-REEL | 功能描述:IC THERMO COOLER CNTRLR 32-LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 电源管理 - 专用 系列:- 应用说明:Ultrasound Imaging Systems Application Note 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:37 系列:- 应用:医疗用超声波成像，声纳 电流 - 电源:- 电源电压:2.37 V ~ 6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:56-WFQFN 裸露焊盘 供应商设备封装:56-TQFN-EP（8x8） 包装:管件 |
| ADN8830ACPZ-REEL7 | 功能描述:IC THERMO COOLER CTRLR 32-LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 电源管理 - 专用 系列:- 标准包装:1 系列:- 应用:手持/移动设备 电流 - 电源:- 电源电压:3 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:14-WFDFN 裸露焊盘 供应商设备封装:14-LLP-EP（4x4） 包装:Digi-Reel® 配用:LP3905SD-30EV-ND - BOARD EVALUATION LP3905SD-30 其它名称:LP3905SD-30DKR |
| ADN8830XCP-REEL | 制造商:Analog Devices 功能描述:- Tape and Reel |
| ADN8831 | 制造商:AD 制造商全称:Analog Devices 功能描述:Thermoelectric Cooler (TEC) Controller |
| ADN8831ACP | 制造商:Analog Devices 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。