参数资料
型号: ADSP-21060LCB-133
厂商: Analog Devices Inc
文件页数: 19/64页
文件大小: 0K
描述: IC DSP CONTROLLER 32BIT 225BGA
产品培训模块: SHARC Processor Overview
标准包装: 1
系列: SHARC®
类型: 浮点
接口: 主机接口,连接端口,串行端口
时钟速率: 33MHz
非易失内存: 外部
芯片上RAM: 512kB
电压 - 输入/输出: 3.30V
电压 - 核心: 3.30V
工作温度: -40°C ~ 100°C
安装类型: 表面贴装
封装/外壳: 225-BBGA
供应商设备封装: 225-PBGA
包装: 托盘
Rev. F
|
Page 26 of 64
|
March 2008
ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC
Memory Write—Bus Master
Use these specifications for asynchronous interfacing to memo-
ries (and memory-mapped peripherals) without reference to
CLKIN. These specifications apply when the ADSP-2106x is the
bus master accessing external memory space in asynchronous
access mode. Note that timing for ACK, DATA, RD, WR, and
DMAGx strobe timing parameters only applies to asynchronous
access mode.
Table 15. Memory Write—Bus Master
5 V and 3.3 V
Unit
Parameter
Min
Max
Timing Requirements
tDAAK
ACK Delay from Address, Selects1, 2
14 + 7DT/8 + W
ns
tDSAK
ACK Delay from WR Low1
8 + DT/2 + W
ns
Switching Characteristics
tDAWH
Address Selects to WR Deasserted2
17 + 15DT/16 + W
ns
tDAWL
Address Selects to WR Low2
3 + 3DT/8
ns
tWW
WR Pulse Width
12 + 9DT/16 + W
ns
tDDWH
Data Setup Before WR High
7 + DT/2 + W
ns
tDWHA
Address Hold After WR Deasserted
0.5 + DT/16 + H
ns
tDATRWH
Data Disable After WR Deasserted3
1 + DT/16 + H
6 + DT/16 + H
ns
tWWR
WR High to WR, RD, DMAGx Low
8 + 7DT/16 + H
ns
tDDWR
Data Disable Before WR or RD Low
5 + 3DT/8 + I
ns
tWDE
WR Low to Data Enabled
–1 + DT/16
ns
tSADADC
Address, Selects Setup Before ADRCLK High2
0 + DT/4
ns
W = (number of wait states specified in WAIT register) × tCK.
H = tCK (if an address hold cycle occurs, as specified in WAIT register; otherwise H = 0).
HI = tCK (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).
I = tCK (if a bus idle cycle occurs, as specified in WAIT register; otherwise I = 0).
1 ACK delay/setup: user must meet tDAAK or tDSAK or synchronous specification tSAKC for deassertion of ACK (low), all three specifications must be met for assertion of ACK
(High).
2 The falling edge of MSx, SW, BMS is referenced.
3 See Example System Hold Time Calculation on Page 47 for calculation of hold times given capacitive and dc loads.
Figure 15. Memory Write—Bus Master
RD, DMAG
ACK
DATA
WR
ADDRESS
MSx, SW
BMS
tWW
tSADADC
tDAAK
tWWR
ADRCLK
(OUT)
tDWHA
tDSAK
tDAWL
tWDE
tDDWR
tDATRWH
tDDWH
tDAWH
相关PDF资料
PDF描述
VI-B4Z-CY-F2 CONVERTER MOD DC/DC 2V 20W
ATFC-0402-1N2-BT INDUCTOR THIN FILM 1.2NH 0402
ADSP-21060LAB-160 IC DSP CONTROLLER 32BIT 225BGA
REC3-1215DRW/H/B CONV DC/DC 3W 9-18VIN +/-15VOUT
TAJY107K016A CAP TANT 100UF 16V 10% 2917
相关代理商/技术参数
参数描述
ADSP-21060LCBZ-133 功能描述:IC DSP CONTROLLER 32BIT 225PBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-21060LCW-133 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 33MHz 33MIPS 240-Pin CQFP 制造商:Rochester Electronics LLC 功能描述:SHARC IND.,3V,33MHZ CQFP HEAT SLUG DOWN - Bulk
ADSP-21060LCW-160 功能描述:IC DSP CONTROLLER 32BIT 240CQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-21060LCWZ-133 制造商:Analog Devices 功能描述:SHARC INDUSTRIAL 5V CQFP HEAT SLUG UP - Trays
ADSP-21060LCWZ-160 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 40MHz 40MIPS 240-Pin CQFP 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT 40MHZ 40MIPS 240CQFP - Trays 制造商:Analog Devices 功能描述:IC DSP SHARC 32BIT 40MHZ CQFP240