- 您现在的位置：买卖IC网 > PDF目录19372 > ADSP-21160NKB-100 (Analog Devices Inc)IC DSP CONTROLLER 32BIT 400BGA PDF资料下载
参数资料
| 型号： | ADSP-21160NKB-100 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 4/48页 |
| 文件大小： | 0K |
| 描述： | IC DSP CONTROLLER 32BIT 400BGA |
| 产品培训模块： | SHARC Processor Overview |
| 标准包装： | 1 |
| 系列： | SHARC® |
| 类型： | 浮点 |
| 接口： | 主机接口，连接端口，串行端口 |
| 时钟速率： | 100MHz |
| 非易失内存： | 外部 |
| 芯片上RAM： | 512kB |
| 电压 - 输入/输出： | 3.30V |
| 电压 - 核心： | 1.90V |
| 工作温度： | 0°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 400-BBGA |
| 供应商设备封装： | 400-PBGA（27x27） |
| 包装： | 托盘 |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
ADSP-21160N
–12–
REV. 0
DMAR2
I/A
DMA Request 2 (DMA Channel 12). Asserted by external port devices to request DMA
services.
DMAR2 has a 20 k
internal pull-up resistor that is enabled on the ADSP-
21160N with ID2–0 = 00x.
ID2–0
I
Multiprocessing ID. Determines which multiprocessing bus request (
BR1–BR6) is used
by ADSP-21160N. ID = 001 corresponds to
BR1, ID = 010 corresponds to BR2, and
so on. Use ID = 000 or ID = 001 in single-processor systems. These lines are a system
configuration selection which should be hardwired or only changed at reset.
DMAG1
O/T
DMA Grant 1 (DMA Channel 11). Asserted by ADSP-21160N to indicate that the
requested DMA starts on the next cycle. Driven by bus master only.
DMAG1 has a
20 k
internal pull-up resistor that is enabled on the ADSP-21160N with ID2–0 = 00x.
DMAG2
O/T
DMA Grant 2 (DMA Channel 12). Asserted by ADSP-21160N to indicate that the
requested DMA starts on the next cycle. Driven by bus master only.
DMAG2 has a
20 k
internal pull-up resistor that is enabled on the ADSP-21160N with ID2–0 = 00x.
BR6–1
I/O/S
Multiprocessing Bus Requests. Used by multiprocessing ADSP-21160Ns to arbitrate
for bus mastership. An ADSP-21160N only drives its own
BRx line (corresponding to
the value of its ID2–0 inputs) and monitors all others. In a multiprocessor system with
less than six ADSP-21160Ns, the unused
BRx pins should be pulled high; the processor’s
own
BRx line must not be pulled high or low because it is an output.
RPBA
I/S
Rotating Priority Bus Arbitration Select. When RPBA is high, rotating priority for
multiprocessor bus arbitration is selected. When RPBA is low, fixed priority is selected.
This signal is a system configuration selection which must be set to the same value on
every ADSP-21160N. If the value of RPBA is changed during system operation, it must
be changed in the same CLKIN cycle on every ADSP-21160N.
PA
I/O/T
Priority Access. Asserting its
PA pin allows an ADSP-21160N bus slave to interrupt
background DMA transfers and gain access to the external bus.
PA is connected to all
ADSP-21160Ns in the system. If access priority is not required in a system, the
PA pin
should be left unconnected.
PA has a 20 k
internal pull-up resistor that is enabled on
the ADSP-21160N with ID2–0 = 00x.
DTx
O
Data Transmit (Serial Ports 0, 1). Each DT pin has a 50 k
internal pull-up resistor.
DRx
I
Data Receive (Serial Ports 0, 1). Each DR pin has a 50 k
internal pull-up resistor.
TCLKx
I/O
Transmit Clock (Serial Ports 0, 1). Each TCLK pin has a 50 k
internal pull-up resistor.
RCLKx
I/O
Receive Clock (Serial Ports 0, 1). Each RCLK pin has a 50 k
internal pull-up resistor.
TFSx
I/O
Transmit Frame Sync (Serial Ports 0, 1).
RFSx
I/O
Receive Frame Sync (Serial Ports 0, 1).
LxDAT7–0
I/O
Link Port Data (Link Ports 0–5). Each LxDAT pin has a 50 k
internal pull-down
resistor that is enabled or disabled by the LPDRD bit of the LCTL0–1 register.
LxCLK
I/O
Link Port Clock (Link Ports 0–5). Each LxCLK pin has a 50 k
internal pull-down
resistor that is enabled or disabled by the LPDRD bit of the LCTL0–1 register.
LxACK
I/O
Link Port Acknowledge (Link Ports 0–5). Each LxACK pin has a 50 k
internal pull-
down resistor that is enabled or disabled by the LPDRD bit of the LCOM register.
EBOOT
I
EPROM Boot Select. For a description of how this pin operates, see Table 3. This signal
is a system configuration selection that should be hardwired.
LBOOT
I
Link Boot. For a description of how this pin operates, see Table 3. This signal is a system
configuration selection that should be hardwired.
BMS
I/O/T
Boot Memory Select. Serves as an output or input as selected with the EBOOT and
LBOOT pins; see Table 3. This input is a system configuration selection that should be
hardwired.
CLKIN
I
Local Clock In. CLKIN is the ADSP-21160N clock input. The ADSP-21160N external
port cycles at the frequency of CLKIN. The instruction cycle rate is a multiple of the
CLKIN frequency; it is programmable at power-up. CLKIN may not be halted,
changed, or operated below the specified frequency.
Table 2. Pin Function Descriptions (continued)
Pin
Type
Function
相关PDF资料 |
PDF描述 |
|---|---|
| RMM43DREH | CONN EDGECARD 86POS .156 EYELET |
| RS-0509D/H3 | CONV DC/DC 2W 4.5-9VIN +/-09V |
| GEM06DRUI | CONN EDGECARD 12POS DIP .156 SLD |
| EMM43DRMT | CONN EDGECARD 86POS .156 WW |
| MAX6639ATE+T | IC TEMP MONITOR 2CH 16-TQFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADSP-21160NKB-95 | 制造商:AD 制造商全称:Analog Devices 功能描述:DSP Microcomputer |
| ADSP-21160NKB-X | 制造商:Analog Devices 功能描述: |
| ADSP-21160NKBZ-100 | 功能描述:IC DSP CONTROLLER 32BIT 400-BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-21161N | 制造商:AD 制造商全称:Analog Devices 功能描述:DSP Microcomputer |
| ADSP-21161NCCA-100 | 功能描述:IC DSP CONTROLLER 32BIT 225MBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。