参数资料
型号: ADSP-21369BSWZ-2A
厂商: Analog Devices Inc
文件页数: 11/64页
文件大小: 0K
描述: IC DSP 32BIT 333MHZ 208-LQFP
标准包装: 1
系列: SHARC®
类型: 浮点
接口: DAI,DPI
时钟速率: 333MHz
非易失内存: ROM(768 kB)
芯片上RAM: 256kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.20V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 208-LQFP 裸露焊盘
供应商设备封装: 208-LQFP-EP(28x28)
包装: 托盘
Rev. F
|
Page 19 of 64
|
October 2013
The product of CLKIN and PLLM must never exceed fVCO
(max) in Table 13 if the input divider is enabled
(INDIV = 1).
The VCO frequency is calculated as follows:
fVCO = 2 PLLM fINPUT
fCCLK = (2 PLLM fINPUT) (2 PLLD)
where:
fVCO = VCO output
PLLM = Multiplier value programmed in the PMCTL register.
During reset, the PLLM value is derived from the ratio selected
using the CLK_CFG pins in hardware.
PLLD = Divider value 1, 2, 4, or 8 based on the PLLD value pro-
grammed on the PMCTL register. During reset this value is 1.
fINPUT = Input frequency to the PLL.
fINPUT = CLKIN when the input divider is disabled or
fINPUT = CLKIN 2 when the input divider is enabled
Note the definitions of the clock periods that are a function of
CLKIN and the appropriate ratio control shown in and
Table 11. All of the timing specifications for the ADSP-2136x
peripherals are defined in relation to t
PCLK. See the peripheral spe-
cific timing section for each peripheral’s timing information.
Figure 5 shows core to CLKIN relationships with external oscil-
lator or crystal. The shaded divider/multiplier blocks denote
where clock ratios can be set through hardware or software
using the power management control register (PMCTL). For
more information, see the processor hardware reference.
Table 11. Clock Periods
Timing
Requirements
Description
t
CK
CLKIN Clock Period
t
CCLK
Processor Core Clock Period
t
PCLK
Peripheral Clock Period = 2 × t
CCLK
Figure 5. Core Clock and System Clock Relationship to CLKIN
LOOP
FILTER
CLKIN
PCLK
SDCLK
SDRAM
DIVIDER
PMCTL
(PLLBP)
B
Y
P
A
S
M
U
X
DIVIDE
BY 2
PMCTL
(SDCKR)
CCLK
B
Y
P
A
S
M
U
X
PLL
XTAL
CLKIN
DIVIDER
PLL
MULTIPLIER
BUF
VCO
BUF
PMCTL
(INDIV)
PLL
DIVIDER
CLK_CFGx/PMCTL (2xPLLM)
P
IN
M
U
X
CLKOUT (TESTONLY)
DELAY OF
4096 CLKIN
CYCLES
CCLK
PCLK
PMCTL
(PLLBP)
PMCTL
(2xPLLD)
fVCO
fCCLK
fINPUT
相关PDF资料
PDF描述
VE-B1W-CV-F1 CONVERTER MOD DC/DC 5.5V 150W
MC79L15ACP IC REG LDO -15V .1A TO92
MC79L12ACP IC REG LDO -12V .1A TO92
MC79L05ABP IC REG LDO -5V .1A TO92
TLJN476M006R8300 CAP TANT 47UF 6.3V 20% 0805
相关代理商/技术参数
参数描述
ADSP-21369KBP-2A 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
ADSP-21369KBPZ-2A 功能描述:IC DSP 32BIT 333MHZ 256-BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21369KBPZ-3A 功能描述:IC DSP 32BIT 400MHZ 256-BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21369KSWZ-1A 功能描述:IC DSP 32BIT 266MHZ 208-LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21369KSWZ-1AX 制造商:Analog Devices 功能描述:- Trays