- 您现在的位置：买卖IC网 > PDF目录19505 > ADSP-BF527BBCZ-5A (Analog Devices Inc)IC DSP 16BIT 533MHZ 208CSPBGA PDF资料下载
参数资料
| 型号： | ADSP-BF527BBCZ-5A |
| 厂商： | Analog Devices Inc |
| 文件页数： | 9/88页 |
| 文件大小： | 0K |
| 描述： | IC DSP 16BIT 533MHZ 208CSPBGA |
| 产品变化通告： | Datasheet Specification Change 14/Dec/2009 |
| 标准包装： | 1 |
| 系列： | Blackfin® |
| 类型： | 定点 |
| 接口： | DMA，以太网，I²C，PPI，SPI，SPORT，UART，USB |
| 时钟速率： | 533MHz |
| 非易失内存： | ROM（32 kB） |
| 芯片上RAM： | 132kB |
| 电压 - 输入/输出： | 1.8V，2.5V，3.3V |
| 电压 - 核心： | 1.15V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 208-LFBGA，CSPBGA |
| 供应商设备封装： | 208-CSPBGA |
| 包装： | 托盘 |
| 配用： | EVAL-SDP-CB1Z-ND - BOARD EVALUATION FOR SDP-CB1 ADZS-BF527-MPSKIT-ND - BOARD EVAL MEDIA PLAYER BF527 ADZS-BF527-EZLITE-ND - BOARD EVAL ADSP-BF527 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
ADSP-BF522/ADSP-BF523/ADSP-BF524/ADSP-BF525/ADSP-BF526/ADSP-BF527
unmasked and is processed by the system when asserted. A
cleared bit in the register masks the peripheral event, pre-
venting the processor from servicing the event.
? SIC interrupt status registers (SIC_ISRx) — As multiple
peripherals can be mapped to a single event, these registers
allow the software to determine which peripheral event
source triggered the interrupt. A set bit indicates the
peripheral is asserting the interrupt, and a cleared bit indi-
cates the peripheral is not asserting the event.
? SIC interrupt wakeup enable registers (SIC_IWRx) — By
enabling the corresponding bit in these registers, a periph-
eral can be configured to wake up the processor, should the
core be idled or in sleep mode when the event is generated.
Because multiple interrupt sources can map to a single general-
purpose interrupt, multiple pulse assertions can occur simulta-
neously, before or during interrupt processing for an interrupt
event already detected on this interrupt input. The IPEND
register contents are monitored by the SIC as the interrupt
acknowledgement.
The appropriate ILAT register bit is set when an interrupt rising
edge is detected (detection requires two core clock cycles). The
bit is cleared when the respective IPEND register bit is set. The
IPEND bit indicates that the event has entered into the proces-
sor pipeline. At this point the CEC recognizes and queues the
next rising edge event on the corresponding event input. The
minimum latency from the rising edge transition of the general-
purpose interrupt to the IPEND output asserted is three core
clock cycles; however, the latency can be much higher, depend-
ing on the activity within and the state of the processor.
DMA CONTROLLERS
The processor has multiple, independent DMA channels that
support automated data transfers with minimal overhead for
the processor core. DMA transfers can occur between the
processor's internal memories and any of its DMA-capable
peripherals. Additionally, DMA transfers can be accomplished
between any of the DMA-capable peripherals and external
devices connected to the external memory interfaces, including
the SDRAM controller and the asynchronous memory control-
ler. DMA-capable peripherals include the Ethernet MAC, NFC,
HOSTDP, USB, SPORTs, SPI port, UARTs, and PPI. Each indi-
vidual DMA-capable peripheral has at least one dedicated DMA
channel.
The processor DMA controller supports both one-dimensional
(1-D) and two-dimensional (2-D) DMA transfers. DMA trans-
fer initialization can be implemented from registers or from sets
of parameters called descriptor blocks.
The 2-D DMA capability supports arbitrary row and column
sizes up to 64K elements by 64K elements, and arbitrary row
and column step sizes up to ±32K elements. Furthermore, the
column step size can be less than the row step size, allowing
implementation of interleaved data streams. This feature is
especially useful in video applications where data can be de-
interleaved on the fly.
Examples of DMA types supported by the processor DMA con-
troller include:
? A single, linear buffer that stops upon completion.
? A circular, auto-refreshing buffer that interrupts on each
full or fractionally full buffer.
? 1-D or 2-D DMA using a linked list of descriptors.
? 2-D DMA using an array of descriptors, specifying only the
base DMA address within a common page.
In addition to the dedicated peripheral DMA channels, there are
two memory DMA channels provided for transfers between the
various memories of the processor system. This enables trans-
fers of blocks of data between any of the memories—including
external SDRAM, ROM, SRAM, and flash memory—with mini-
mal processor intervention. Memory DMA transfers can be
controlled by a very flexible descriptor-based methodology or
by a standard register-based autobuffer mechanism.
The processor also has an external DMA controller capability
via dual external DMA request pins when used in conjunction
with the external bus interface unit (EBIU). This functionality
can be used when a high speed interface is required for external
FIFOs and high bandwidth communications peripherals such as
USB 2.0. It allows control of the number of data transfers for
memory DMA. The number of transfers per edge is program-
mable. This feature can be programmed to allow memory
DMA to have an increased priority on the external bus relative
to the core.
HOST DMA PORT
The host port interface allows an external host to be a DMA
master to transfer data in and out of the device. The host device
masters the transactions and the Blackfin processor is the
DMA slave.
The host port is enabled through the PAB interface. Once
enabled, the DMA is controlled by the external host, which can
then program the DMA to send/receive data to any valid inter-
nal or external memory location.
The host port interface controller has the following features.
? Allows external master to configure DMA read/write data
transfers and read port status.
? Uses asynchronous memory protocol for external interface.
? 8-/16-bit external data interface to host device.
? Half duplex operation.
? Little-/big-endian data transfer.
? Acknowledge mode allows flow control on host
transactions.
? Interrupt mode guarantees a burst of FIFO depth host
transactions.
REAL-TIME CLOCK
The real-time clock (RTC) provides a robust set of digital watch
features, including current time, stopwatch, and alarm. The
RTC is clocked by a 32.768 kHz crystal external to the Blackfin
processor. Connect RTC pins RTXI and RTXO with external
Rev. D | Page 9 of 88 | July 2013
相关PDF资料 |
PDF描述 |
|---|---|
| V300A28E400BF3 | CONVERTER MOD DC/DC 28V 400W |
| TPSC335M035R0700 | CAP TANT 3.3UF 35V 20% 2312 |
| HBM15DRUN | CONN EDGECARD 30POS .156 DIP SLD |
| ADSP-BF538BBCZ-5A | IC DSP CTLR 16BIT 316CSPBGA |
| ABM36DSXN | CONN EDGECARD 72POS DIP .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADSP-BF527BBCZ-5AX | 制造商:Analog Devices 功能描述:DSP 32-Bit 533MHz 208-Pin CSP-BGA |
| ADSP-BF527BBCZ-6A | 功能描述:IC DSP 16BIT 533MHZ 208CSBGA 制造商:analog devices inc. 系列:Blackfin? 包装:托盘 零件状态:有效 类型:定点 接口:DMA，以太网，I2C，PPI，SPI，SPORT，UART，USB 时钟速率:600MHz 非易失性存储器:ROM（32 kB） 片载 RAM:132kB 电压 - I/O:1.8V，2.5V，3.3V 电压 - 内核:1.15V 工作温度:-40°C ~ 85°C（TA） 安装类型:表面贴装 封装/外壳:208-FBGA，CSPBGA 供应商器件封装:208-CSPBGA（17x17） 标准包装:1 |
| ADSP-BF527KBCZ-3 | 制造商:Analog Devices 功能描述:- Trays |
| ADSP-BF527KBCZ-5 | 功能描述:IC DSP CTRLR 16B 533MHZ 289BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:Blackfin® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-BF527KBCZ-5AX | 制造商:Analog Devices 功能描述:LOW POWER BLACKFIN PROCESSOR WITH ADVANCED PERIPHERALS - Trays |
发布紧急采购，3分钟左右您将得到回复。