- 您现在的位置：买卖IC网 > PDF目录19403 > ADSP-BF531SBBCZ4RL (Analog Devices Inc)IC DSP CTLR 16BIT 400MHZ 160-CSP PDF资料下载
参数资料
| 型号： | ADSP-BF531SBBCZ4RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 12/64页 |
| 文件大小： | 0K |
| 描述： | IC DSP CTLR 16BIT 400MHZ 160-CSP |
| 产品培训模块： | Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services |
| 标准包装： | 1 |
| 系列： | Blackfin® |
| 类型： | 定点 |
| 接口： | SPI，SSP，UART |
| 时钟速率： | 400MHz |
| 非易失内存： | ROM（1 kB） |
| 芯片上RAM： | 52kB |
| 电压 - 输入/输出： | 3.30V |
| 电压 - 核心： | 1.20V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 160-LFBGA，CSPBGA |
| 供应商设备封装： | 160-CSPBGA（12x12） |
| 包装： | 标准包装 |
| 其它名称： | ADSP-BF531SBBCZ4RLDKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页当前第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页
ADSP-BF531 / ADSP-BF532 / ADSP-BF533
Active Operating Mode—Moderate Power Savings
In the active mode, the PLL is enabled but bypassed. Because the
PLL is bypassed, the processor’s core clock (CCLK) and system
clock (SCLK) run at the input clock (CLKIN) frequency. DMA
access is available to appropriately configured L1 memories.
In the active mode, it is possible to disable the PLL through the
PLL control register (PLL_CTL). If disabled, the PLL must be
re-enabled before it can transition to the full-on or sleep modes.
Table 4. Power Settings
0 V to provide the lowest static power dissipation. Any critical
information stored internally (memory contents, register con-
tents, etc.) must be written to a nonvolatile storage device prior
to removing power if the processor state is to be preserved.
Since V DDEXT is still supplied in this mode, all of the external
pins three-state, unless otherwise specified. This allows other
devices that may be connected to the processor to still have
power applied without drawing unwanted current. The internal
supply regulator can be woken up either by a real-time clock
wakeup or by asserting the RESET pin.
Power Savings
Mode
Full On
Active
Core
PLL Clock
PLL Bypassed (CCLK)
Enabled No Enabled
Enabled/ Yes Enabled
System
Clock
(SCLK)
Enabled
Enabled
Internal
Power
(V DDINT )
On
On
As shown in Table 5 , the processors support three different
power domains. The use of multiple power domains maximizes
flexibility, while maintaining compliance with industry stan-
dards and conventions. By isolating the internal logic of the
processor into its own power domain, separate from the RTC
Disabled
and other I/O, the processor can take advantage of dynamic
Sleep
Deep
Sleep
Enabled — Disabled
Disabled — Disabled
Enabled On
Disabled On
power management without affecting the RTC or other I/O
devices. There are no sequencing requirements for the various
power domains.
Hibernate Disabled
—
Disabled Disabled Off
Table 5. Power Domains
Sleep Operating Mode—High Dynamic Power Savings
The sleep mode reduces dynamic power dissipation by disabling
the clock to the processor core (CCLK). The PLL and system
clock (SCLK), however, continue to operate in this mode. Typi-
cally an external event or RTC activity will wake up the
Power Domain
All internal logic, except RTC
RTC internal logic and crystal I/O
All other I/O
V DD Range
V DDINT
V DDRTC
V DDEXT
= --------------------- ? ? -------------------------- ? ? ? ----------- ?
processor. When in the sleep mode, assertion of wakeup causes
the processor to sense the value of the BYPASS bit in the PLL
control register (PLL_CTL). If BYPASS is disabled, the proces-
sor will transition to the full-on mode. If BYPASS is enabled, the
processor will transition to the active mode.
When in the sleep mode, system DMA access to L1 memory is
not supported.
Deep Sleep Operating Mode—Maximum Dynamic Power
Savings
The deep sleep mode maximizes dynamic power savings by dis-
abling the clocks to the processor core (CCLK) and to all
synchronous peripherals (SCLK). Asynchronous peripherals,
such as the RTC, may still be running but cannot access internal
resources or external memory. This powered-down mode can
only be exited by assertion of the reset interrupt (RESET) or by
an asynchronous interrupt generated by the RTC. When in deep
sleep mode, an RTC asynchronous interrupt causes the proces-
sor to transition to the active mode. Assertion of RESET while
in deep sleep mode causes the processor to transition to the full-
on mode.
Hibernate State—Maximum Static Power Savings
The hibernate state maximizes static power savings by disabling
the voltage and clocks to the processor core (CCLK) and to all
the synchronous peripherals (SCLK). The internal voltage
regulator for the processor can be shut off by writing b#00 to
the FREQ bits of the VR_CTL register. In addition to disabling
the clocks, this sets the internal power supply voltage (V DDINT ) to
The power dissipated by a processor is largely a function of the
clock frequency of the processor and the square of the operating
voltage. For example, reducing the clock frequency by 25%
results in a 25% reduction in dynamic power dissipation, while
reducing the voltage by 25% reduces dynamic power dissipation
by more than 40%. Further, these power savings are additive, in
that if the clock frequency and supply voltage are both reduced,
the power savings can be dramatic.
The dynamic power management feature of the processor
allows both the processor’s input voltage (V DDINT ) and clock fre-
quency (f CCLK ) to be dynamically controlled.
The savings in power dissipation can be modeled using the
power savings factor and % power savings calculations.
The power savings factor is calculated as:
power savings factor
f CCLKRED V DDINTRED 2 t RED
f CCLKNOM ? V DDINTNOM ? ? t NOM ?
where the variables in the equation are:
f CCLKNOM is the nominal core clock frequency
f CCLKRED is the reduced core clock frequency
V DDINTNOM is the nominal internal supply voltage
V DDINTRED is the reduced internal supply voltage
Rev. I
|
Page 12 of 64 |
August 2013
相关PDF资料 |
PDF描述 |
|---|---|
| MAX6504UKP005+T | IC TEMP SWITCH SOT23-5 |
| TPSB476K010A0250 | CAP TANT 47UF 10V 10% 1210 |
| TPSB476K006H0500 | CAP TANT 47UF 6.3V 10% 1210 |
| VI-B63-EU-B1 | CONVERTER MOD DC/DC 24V 200W |
| VI-B4X-EU-B1 | CONVERTER MOD DC/DC 5.2V 200W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADSP-BF531SBBCZC74 | 制造商:Analog Devices 功能描述: |
| ADSP-BF531SBBCZC92 | 制造商:Analog Devices 功能描述: |
| ADSP-BF531SBBCZENG | 制造商:Analog Devices 功能描述: |
| ADSP-BF531SBBZ400 | 功能描述:IC DSP CTLR 16BIT 400MHZ 169BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:Blackfin® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-BF531SBST-300 | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。