参数资料
| 型号： | APA300-FGG256I |
| 厂商： | Microsemi SoC |
| 文件页数： | 95/178页 |
| 文件大小： | 0K |
| 描述： | IC FPGA PROASIC+ 300K 256-FBGA |
| 标准包装： | 90 |
| 系列： | ProASICPLUS |
| RAM 位总计： | 73728 |
| 输入/输出数： | 186 |
| 门数： | 300000 |
| 电源电压： | 2.3 V ~ 2.7 V |
| 安装类型： | 表面贴装 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 256-LBGA |
| 供应商设备封装： | 256-FPBGA（17x17） |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页当前第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页
ProASICPLUS Flash Family FPGAs
v5.9
2-13
Lock Signal
An active high Lock signal (added via the SmartGen PLL
development tool) indicates that the PLL has locked to
the incoming clock signal. The PLL will acquire and
maintain a lock even when there is jitter on the incoming
clock signal. The PLL will maintain lock with an input
jitter up to 5% of the input period, with a maximum of
5 ns. Users can employ the Lock signal as a soft reset of
the logic driven by GLB and/or GLA. Note if FIN is not
within specified frequencies, then both the FOUT and lock
signal are indeterminate.
PLL Configuration Options
The PLL can be configured during design (via flash-
configuration bits set in the programming bitstream) or
dynamically during device operation, thus eliminating
the need to reprogram the device. The dynamic
configuration bits are loaded into a serial-in/parallel-out
shift register provided in the clock conditioning circuit.
The shift register can be accessed either from user logic
within the device or via the JTAG port. Another option is
internal
dynamic
configuration
via
user-designed
hardware. Refer to Actel's ProASICPLUS PLL Dynamic
Reconfiguration Using JTAG application note for more
information.
For information on the clock conditioning circuit, refer
to Actel’s Using ProASICPLUS Clock Conditioning Circuits
application note.
Sample Implementations
Frequency Synthesis
Figure 2-13 on page 2-14 illustrates an example where
the PLL is used to multiply a 33 MHz external clock up to
133 MHz. Figure 2-14 on page 2-14 uses two dividers to
synthesize a 50 MHz output clock from a 40 MHz input
reference clock. The input frequency of 40 MHz is
multiplied by five and divided by four, giving an output
clock (GLB) frequency of 50 MHz. When dividers are
used, a given ratio can be generated in multiple ways,
allowing the user to stay within the operating frequency
ranges of the PLL. For example, in this case the input
divider could have been two and the output divider also
two, giving us a division of the input frequency by four
to go with the feedback loop division (effective
multiplication) by five.
Adjustable Clock Delay
Figure 2-15 on page 2-15 illustrates the delay of the
input clock by employing one of the adjustable delay
lines. This is easily done in ProASICPLUS by bypassing the
PLL core entirely and using the output delay line. Notice
also that the output clock can be effectively advanced
relative to the input clock by using the delay line in the
feedback path. This is shown in Figure 2-16 on page 2-15.
Clock Skew Minimization
Figure 2-17 on page 2-16 indicates how feedback from
the clock network can be used to create minimal skew
between the distributed clock network and the input
clock. The input clock is fed to the reference clock input
of the PLL. The output clock (GLA) feeds a clock network.
The feedback input to the PLL uses a clock input delayed
by a routing network. The PLL then adjusts the phase of
the input clock to match the delayed clock, thus
providing nearly zero effective skew between the two
clocks.
Refer
to
Actel's
Clock
Conditioning
Circuits
application
note
for
more
information.
Table 2-8
Clock Conditioning Circuitry Delay-Line
Settings
Delay Line
Delay Value (ns)
DLYB
00
1
+0.25
2
+0.50
3+4.0
DLYA
00
1
+0.25
2
+0.50
3+4.0
相关PDF资料 |
PDF描述 |
|---|---|
| A54SX16P-TQ176I | IC FPGA SX 24K GATES 176-TQFP |
| A54SX16P-1TQ176 | IC FPGA SX 24K GATES 176-TQFP |
| HMM44DRYF | CONN EDGECARD 88POS DIP .156 SLD |
| AMM25DRMN | CONN EDGECARD 50POS .156 WW |
| A54SX16P-1TQG176 | IC FPGA SX 24K GATES 176-TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| APA300-FGG256M | 制造商:Microsemi Corporation 功能描述:FPGA PROASICPLUS 300K GATES 180MHZ 0.22UM 2.5V 256FBGA - Trays |
| APA300-FGGB | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:ProASIC Flash Family FPGAs |
| APA300-FGGES | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:ProASIC Flash Family FPGAs |
| APA300-FGGI | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:ProASIC Flash Family FPGAs |
| APA300-FGGM | 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:ProASIC Flash Family FPGAs |
发布紧急采购，3分钟左右您将得到回复。