参数资料
型号: APA300-PQG208I
厂商: Microsemi SoC
文件页数: 147/178页
文件大小: 0K
描述: IC FPGA PROASIC+ 300K 208-PQFP
标准包装: 24
系列: ProASICPLUS
RAM 位总计: 73728
输入/输出数: 158
门数: 300000
电源电压: 2.3 V ~ 2.7 V
安装类型: 表面贴装
工作温度: -40°C ~ 85°C
封装/外壳: 208-BFQFP
供应商设备封装: 208-PQFP(28x28)
ProASICPLUS Flash Family FPGAs
2- 60
v5.9
Synchronous SRAM Write
Note: The plot shows the normal operation status.
Figure 2-33 Synchronous SRAM Write
Table 2-57 TJ = 0°C to 110°C; VDD = 2.3 V to 2.7 V for Commercial/Industrial
TJ = –55°C to 150°C, VDD = 2.3 V to 2.7 V for Military/MIL-STD-883
Symbol txxx
Description
Min.
Max.
Units
Notes
CCYC
Cycle time
7.5
ns
CMH
Clock high phase
3.0
ns
CML
Clock low phase
3.0
ns
DCH
DI hold from WCLKS
0.5
ns
DCS
DI setup to WCLKS
1.0
ns
WACH
WADDR hold from WCLKS
0.5
ns
WDCS
WADDR setup to WCLKS
1.0
ns
WPCA
New WPE access from WCLKS
3.0
ns
WPE is invalid while
PARGEN is active
WPCH
Old WPE valid from WCLKS
0.5
ns
WRCH, WBCH WRB & WBLKB hold from WCLKS
0.5
ns
WRCS, WBCS
WRB & WBLKB setup to WCLKS
1.0
ns
Note: On simultaneous read and write accesses to the same location, DI is output to DO.
WCLKS
WPE
WADDR, DI
WRB, WBLKB
Cycle Start
tWRCH, tWBCH
tWRCS, tWBCS
tDCS, tWDCS
tWPCH
tDCH, tWACH
tWPCA
tCMH
tCML
tCCYC
相关PDF资料
PDF描述
GEC43DTEN CONN EDGECARD 86POS .100 EYELET
GEC43DTEH CONN EDGECARD 86POS .100 EYELET
ACC50DRTN CONN EDGECARD 100PS .100 DIP SLD
ACC65DRTF CONN EDGECARD 130PS .100 DIP SLD
RSA50DTKI-S288 CONN EDGECARD 100PS .125 EXTEND
相关代理商/技术参数
参数描述
APA300-PQG208M 制造商:Microsemi Corporation 功能描述:FPGA PROASICPLUS 300K GATES 180MHZ 0.22UM 2.5V 208PQFP - Trays
APA300-PQGB 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA300-PQGES 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA300-PQGI 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA300-PQGM 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:ProASIC Flash Family FPGAs