收藏本站
参数资料
型号： APA300-PQG208I
厂商： Microsemi SoC
文件页数： 84/178页
文件大小： 0K
描述： IC FPGA PROASIC+ 300K 208-PQFP
标准包装： 24
系列： ProASICPLUS
RAM 位总计： 73728
输入/输出数： 158
门数： 300000
电源电压： 2.3 V ~ 2.7 V
安装类型： 表面贴装
工作温度： -40°C ~ 85°C
封装/外壳： 208-BFQFP
供应商设备封装： 208-PQFP（28x28）
ProASICPLUS Flash Family FPGAs
4- 6
v5.9
v2.0
(continued)
The following pins have been changed in the "1152-Pin FBGA" table:
Pin Number
Function
Pin Number
Function
U4
I/O (GLMX1)
U29
NPECL2
U6
NPECL1
U31
I/O (GLMX2)
U7
GL1
V28
PPECL2 (I/P)
V5
GL2
V29
GL4
V6
PPECL1 (I/P)
V30
GL3
3-69
Advance v0.7
The "ProASICPLUS Architecture" section was updated.
1-2
The "Array Coordinates" section and Table 2-2 Array Coordinates are new.
2-5
The "Power-Up Sequencing" section is new.
2-7
"I/O Features" section was updated.
2-6
The "Timing Control and Characteristics" section was updated. "Physical Implementation"
section, "Functional Description" section, "Lock Signal" section, and "PLL Configuration
Options" section are new.
2-10 to 2-13
"PLL Block – Top-Level View and Detailed PLL Block Diagram" section was updated.
2-11
Figure 2-12 Input Connectors to ProASICPLUS Clock Conditioning Circuitry was updated.
2-12
"Sample Implementations" section, "Adjustable Clock Delay" section, and the "Clock Skew
Minimization" section are new.
2-13
Figure 2-13 Using the PLL 33 MHz In, 133 MHz Outthrough and Figure 2-17 Using the PLL
for Clock Deskewing are new.
2-14 to 2-16
The "PLL Electrical Specifications" section is new.
2-18
The "Design Environment" section was updated.
2-25
Figure 2-23 Tristate Buffer Delays was updated.
2-42
The "Calculating Typical Power Dissipation" section was updated.
2-28
The "DC Electrical Specifications (VDDP = 2.5 V ±0.2V)" section was updated.
2-34
The Table 2-24 DC Electrical Specifications (VDDP = 3.3 V ±0.3 V and VDD = 2.5 V ±0.2 V)
Applies to Military Temperature and MIL-STD-883B Temperature Only was updated.
2-38
The "DC Specifications (3.3 V PCI Operation)1" section was updated.
2-40
The "Tristate Buffer Delays" section (the figure and table) have been updated.
2-42
The "Output Buffer Delays" section (the figure and table) have been updated.
2-44
The "Input Buffer Delays" section was updated.
2-46
The "Global Input Buffer Delays" section was updated.
2-48
The "Predicted Global Routing Delay" section was updated.
2-50
The "Global Routing Skew" section was updated.
2-50
The "Sample Macrocell Library Listing" section was updated.
2-51
The "Pin Description" section was updated. GLMX is new.
2-73
The "Recommended Design Practice for VPN/VPP" section was updated.
2-74
Pin AK31 of FG1152 for the APA1000 changed to VPP.
3-69
Advance v0.6
The "Features and Benefits" section were updated.
i
The "ProASICPLUS Product Profile" section was updated.
i
The "Ordering Information" section was updated.
ii
The "Plastic Device Resources" was updated.
ii
The "ProASICPLUS Architecture" section was updated.
1-2
Table 2-1 Clock Spines was updated.
2-4
Figure 2-11 PLL Block – Top-Level View and Detailed PLL Block Diagram was updated.
2-11
The "Design Environment" section was updated.
2-25
The "Package Thermal Characteristics" section was updated.
2-27
Previous version
Changes in current version (v5.9)
Page
相关PDF资料
PDF描述
GEC43DTEN CONN EDGECARD 86POS .100 EYELET
GEC43DTEH CONN EDGECARD 86POS .100 EYELET
ACC50DRTN CONN EDGECARD 100PS .100 DIP SLD
ACC65DRTF CONN EDGECARD 130PS .100 DIP SLD
RSA50DTKI-S288 CONN EDGECARD 100PS .125 EXTEND
相关代理商/技术参数
参数描述
APA300-PQG208M 制造商:Microsemi Corporation 功能描述:FPGA PROASICPLUS 300K GATES 180MHZ 0.22UM 2.5V 208PQFP - Trays
APA300-PQGB 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA300-PQGES 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA300-PQGI 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA300-PQGM 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*